ISL6323EVAL1Z Intersil, ISL6323EVAL1Z Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6323EVAL1Z
Manufacturer Part Number
ISL6323EVAL1Z
Description
EVAL BOARD 1 FOR ISL6323
Manufacturer
Intersil
Datasheet
1.ISL6323CRZ.pdf
(35 pages)
Specifications of ISL6323EVAL1Z
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Layout Considerations
MOSFETs switch very fast and efficiently. The speed with which
the current transitions from one device to another causes
voltage spikes across the interconnecting impedances and
parasitic circuit elements. These voltage spikes can degrade
efficiency, radiate noise into the circuit and lead to device
overvoltage stress. Careful component selection, layout, and
placement minimizes these voltage spikes. Consider, as an
example, the turnoff transition of the upper PWM MOSFET.
Prior to turnoff, the upper MOSFET was carrying channel
current. During the turn-off, current stops flowing in the upper
MOSFET and is picked up by the lower MOSFET. Any
inductance in the switched current path generates a large
voltage spike during the switching interval. Careful component
selection, tight layout of the critical components, and short, wide
circuit traces minimize the magnitude of voltage spikes.
There are two sets of critical components in a DC/DC converter
using a ISL6323 controller. The power components are the
FIGURE 26. NORMALIZED INPUT-CAPACITOR RMS
FIGURE 27. NORMALIZED INPUT-CAPACITOR RMS
0.3
0.2
0.1
0.3
0.2
0.1
0
0
0
0
I
I
I
I
I
L(P-P)
L(P-P)
L(P-P)
L(P-P)
L(P-P)
CURRENT FOR 3-PHASE CONVERTER
CURRENT FOR 2-PHASE CONVERTER
= 0
= 0.5 I
= 0.75 I
= 0
= 0.25 I
0.2
0.2
O
O
O
DUTY CYCLE (V
DUTY CYCLE (V
0.4
0.4
32
I
I
L(P-P)
L(P-P)
0.6
0.6
IN/
= 0.75 I
IN/
= 0.5 I
V
V
O
O
)
)
O
O
0.8
0.8
1.0
1.0
ISL6323
most critical because they switch large amounts of energy. Next
are small signal components that connect to sensitive nodes or
supply critical bypassing current and signal coupling.
The power components should be placed first, which include
the MOSFETs, input and output capacitors, and the inductors. It
is important to have a symmetrical layout for each power train,
preferably with the controller located equidistant from each.
Symmetrical layout allows heat to be dissipated equally
across all power trains. Equidistant placement of the controller
to the CORE and NB power trains it controls through the
integrated drivers helps keep the gate drive traces equally
short, resulting in equal trace impedances and similar drive
capability of all sets of MOSFETs.
When placing the MOSFETs try to keep the source of the upper
FETs and the drain of the lower FETs as close as thermally
possible. Input high-frequency capacitors, C
placed close to the drain of the upper FETs and the source of
the lower FETs. Input bulk capacitors, CBULK, case size
typically limits following the same rule as the high-frequency
input capacitors. Place the input bulk capacitors as close to the
drain of the upper FETs as possible and minimize the distance
to the source of the lower FETs.
Locate the output inductors and output capacitors between the
MOSFETs and the load. The high-frequency output decoupling
capacitors (ceramic) should be placed as close as practicable
to the decoupling target, making use of the shortest connection
paths to any internal planes, such as vias to GND next or on the
capacitor solder pad.
The critical small components include the bypass capacitors
(C
surrounding the controller including the feedback network and
current sense components. Locate the VCC/PVCC bypass
capacitors as close to the ISL6323 as possible. It is especially
important to locate the components associated with the
feedback circuit close to their respective controller pins, since
they belong to a high-impedance circuit loop, sensitive to EMI
pick-up.
A multi-layer printed circuit board is recommended. Figure 27
shows the connections of the critical components for the
converter. Note that capacitors C
represent numerous physical capacitors. Dedicate one solid
layer, usually the one underneath the component side of the
board, for a ground plane and make all critical component
ground connections with vias to this layer. Dedicate another
solid layer as a power plane and break this plane into smaller
islands of common voltage levels. Keep the metal runs from the
PHASE terminal to output inductors short. The power plane
should support the input power and output power nodes. Use
copper filled polygons on the top and bottom circuit layers for
the phase nodes. Use the remaining printed circuit layers for
small signal wiring.
FILTER
) for VCC and PVCC, and many of the components
IN
and C
OUT
HF
, should be
could each
October 21, 2008
FN9278.4