NRF9E5 NORDIC SEMICONDUCTOR, NRF9E5 Datasheet - Page 60

TRX, 430-928MHZ, MCU/ADC/PWM, SMD

NRF9E5

Manufacturer Part Number
NRF9E5
Description
TRX, 430-928MHZ, MCU/ADC/PWM, SMD
Manufacturer
NORDIC SEMICONDUCTOR
Datasheet

Specifications of NRF9E5

Receiving Current
12.5mA
Transmitting Current
30mA
Data Rate
50Kbps
Frequency Range
430MHz To 928MHz
Modulation Type
GFSK
Rf Ic Case Style
QFN
No. Of Pins
32
Supply Voltage Range
1.9V To
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NRF9E5
Manufacturer:
TI
Quantity:
110
Part Number:
NRF9E5C
Manufacturer:
NORDIC
Quantity:
5 000
Part Number:
NRF9E5C
Manufacturer:
NORDIC
Quantity:
20 000
PRODUCT SPECIFICATION
nRF9E5 Single Chip Transceiver with Embedded Microcontroller and ADC
17.2 Additional Power Down Modes
An instruction that sets the CK_CTRL (SFR 0xB6) to a non zero value causes the
nRF9E5 to enter power down mode when that instruction completes. In power down
mode, CPU processing is suspended, while internal registers and memories maintain
their current data. The CPU will perform a controlled shutdown of clock and power
regulators as requested by CK_CTRL.
The device can only be restarted from an event on a P0 GPIO pin, an RTC wakeup or a
Watchdog reset. Activation of any enabled wakeup source causes the hardware to clear
the CK_CTRL bit and terminate power down mode. If there is an enabled interrupt
associated with the wakeup even, the CPU executes the ISR associated with that
interrupt immediately after power and clocks are restored. The RETI instruction at the
end of the ISR returns the CPU to the instruction following the one that put the nRF9E5
into power down mode. A watchdog reset causes the nRF9E5 to exit power down mode,
reset internal registers, execute its reset sequence and begin program execution at the
standard reset vector address 0x0000.
Note: Before writing the CK_CTRL register, make sure that the busy bit of
RTC/Watchdog SFR 0xAD, bit 4 (page 56) is not set
Note: When using power down modes where the CKLF source is LP_OSC, the startup
time may be so long that the CPU may loose the corresponding interrupt.
The table above shows typical startup time from interrupt. For GPIO the debounce time
must be added, but during debounce the device is still in power down.
Main office: Nordic Semiconductor ASA - Vestre Rosten 81, N-7075 Tiller, Norway -Phone +4772898900 - Fax +4772898989
Revision: 1.3
Addr
SFR
CK_CTRL
B6
(write)
000
001
010
011
1--
R/W
W
R
Function
Normal operation, active
Light power down
Moderate power down
Standby mode
Deep power down
#bit
3
1
Table 50 CK_CTRL register – SFR 0xB6.
Init
Hex
0
-
Table 51 Power down modes.
Name
CK_CTRL
CK_CTRL
Page 60 of 108
Function
Set power down according to Table 51.
Read LFCK clock in LSB. Other bits are
unpredictable.
CKLF
source
LP_OSC
LP_OSC
XTAL
XTAL
XTAL
XTAL
Osc
Off
On
On
On
On
Typical
Current
125 µA
0.4 mA
2.5 µA
25 µA
1 mA
Typical
Startup
1000 µs
150 µs
2.5 µs
7 µs
June 2006
-

Related parts for NRF9E5