ADUC7122BBCZ-RL Analog Devices Inc, ADUC7122BBCZ-RL Datasheet - Page 56

• Manufacturer Part Number: ADUC7122BBCZ-RL
• Description: PRECISION ANALOG MCU I.C
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7122BBCZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 41.78MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 126KB (63K x 16)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 13x12b, D/A 12x12b
• Oscillator Type: Internal
• Operating Temperature: -10°C ~ 95°C
• Package / Case: 108-LFBGA, CSPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ADUC7122BBCZ-RL; ADUC7122BBCZ-RLTR

ADuC7122
Table 95. COMCON0 MMR Bit Designations
Bit
7
6
5
4
3
2
1 to 0
UART Control Register 1
This 8-bit register controls the operation of the UART in
conjunction with COMCON0.
Name:
Address:
Default Value:
Access:
COMCON1
0xFFFF0810
0x00
Read/write
Name
DLAB
BRK
SP
EPS
PEN
STOP
WLS
Description
Divisor latch access.
Set by the user to enable access to COMDIV0 and COMDIV1 registers.
Cleared by the user to disable access to COMDIV0 and COMDIV1 and enable access to COMRX,
COMTX, and COMIEN0.
Set break.
Set by the user to force TxD to 0.
Cleared to operate in normal mode.
Stick parity.
Set by the user to force parity to defined values.
1 if EPS = 1 and PEN = 1.
0 if EPS = 0 and PEN = 1.
Even parity select bit.
Set for even parity.
Cleared for odd parity.
Parity enable bit.
Set by the user to transmit and check the parity bit.
Cleared by the user for no parity transmission or checking.
Stop bit.
Set by the user to transmit 1.5 stop bits if the word length is 5 bits, or 2 stop bits if the word length
is 6, 7, or 8 bits. The receiver checks the first stop bit only, regardless of the number of stop bits
selected.
Cleared by the user to generate one stop bit in the transmitted data.
Word length select.
00 = 5 bits.
01 = 6 bits.
10 = 7 bits.
11 = 8 bits.
Rev. 0 | Page 56 of 96
Table 96. COMCON1 MMR Bit Designations
Bit
7:5
4
3:2
1
0
Name
Loopback
RTS
DTR
Description
Reserved bits. Not used.
Set by the user to enable loopback mode. In
loopback mode, the TxD is forced high.
Reserved bits. Not used.
Request to send.
Set by the user to force the RTS output to 0.
Cleared by the user to force the RTS output
to 1.
Data terminal ready.
Set by the user to force the DTR output to 0.
Cleared by the user to force the DTR output
to 1.