CP3BT10G38 National Semiconductor, CP3BT10G38 Datasheet - Page 28
CP3BT10G38
Manufacturer Part Number
CP3BT10G38
Description
IC CPU RISC W/LLC&USB 100-LQFP
Manufacturer
National Semiconductor
Datasheet
1.CP3BT10G38.pdf
(210 pages)
Specifications of CP3BT10G38
Applications
Connectivity Processor
Core Processor
CR16C
Program Memory Type
FLASH (256 kB)
Controller Series
CP3000
Ram Size
10K x 8
Interface
Bluetooth, ACCESS.bus, Audio, UART, USB, Microwire/SPI
Number Of I /o
37
Voltage - Supply
2.25 V ~ 2.75 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*CP3BT10G38
- Current page: 28 of 210
- Download datasheet (4Mb)
www.national.com
IPRE
The Preliminary Idle bit controls whether an
idle cycle is inserted prior to the current bus
cycle, when the new bus cycle accesses a dif-
ferent zone. No idle cycles are required for on-
chip accesses.
0
1
–
–
No idle cycle (recommended).
Idle cycle inserted.
28
6.4.4
The SZCFG1 register is a word-wide, read/write register
that controls the timing and bus characteristics for off-chip
accesses selected with the SEL1 output signal.
At reset, the register is initialized to 069Fh. The register for-
mat is shown below.
WAIT
HOLD
RBE
WBR
BW
FRE
IPST
IPRE
BW
15
7
WBR
Static Zone 1 Configuration Register (SZCFG1)
Reserved
6
The Memory Wait field specifies the number
of TIW (internal wait state) clock cycles added
for each memory access, ranging from 000b
for no additional TIW wait cycles to 111b for
seven additional TIW wait cycles. These bits
are ignored if the SZCFG1.FRE bit is set.
The Memory Hold field specifies the number
of T hold clock cycles used for each memory
access, ranging from 00b for no T hold cycles
to 11b for three T hold clock cycles. These bits
are ignored if the SZCFG1.FRE bit is set.
The Read Burst Enable enables burst cycles
on 16-bit reads from 8-bit bus width regions of
the address space. This bit is ignored when
the
SZCFG1.BW is clear.
0
1
The Wait on Burst Read bit controls if a wait
state is added on burst read transaction. This
bit is ignored, when SZCFG1.FRE bit is set or
when SZCFG1.RBE is clear.
0
1
The Bus Width bit controls the bus width of the
zone.
0
1
The Fast Read Enable bit controls whether
fast read bus cycles are used. A fast read op-
eration takes one clock cycle. A normal read
operation takes at least two clock cycles.
0
1
The Post Idle bit controls whether an idle cycle
follows the current bus cycle, when the next
bus cycle accesses a different zone.
0
1
The Preliminary Idle bit controls whether an
idle cycle is inserted prior to the current bus
cycle, when the new bus cycle accesses a dif-
ferent zone.
0
1
–
–
–
–
–
–
–
–
–
–
–
–
RBE
Burst read disabled.
Burst read enabled.
No TBW on burst read cycles.
One TBW on burst read cycles.
8-bit bus width.
16-bit bus width.
Normal read cycles.
Fast read cycles.
No idle cycle.
Idle cycle inserted.
No idle cycle.
Idle cycle inserted.
5
SZCFG1.FRE
12
4
HOLD
FRE
11
3
bit
IPRE IPST
10
2
is
WAIT
set
9
or
Res.
0
8
the
Related parts for CP3BT10G38
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Reprogrammable Connectivity Processor With Bluetooth And Usb Interfaces
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
PLUG, EURO CEE7-AUSTRALIA, BLACK
Manufacturer:
MULTICOMP
Datasheet:
Part Number:
Description:
National Semiconductor [8-Bit D/A Converter]
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
National Semiconductor [Media Coprocessor]
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Digitally Controlled Tone and Volume Circuit with Stereo Audio Power Amplifier, Microphone Preamp Stage and National 3D Sound
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Digitally Controlled Tone and Volume Circuit with Stereo Audio Power Amplifier, Microphone Preamp Stage and National 3D Sound
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
AC97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound
Manufacturer:
National Semiconductor
Part Number:
Description:
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
General Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
8-bit 20 MSPS flash A/D converter.
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Low Noise Quad Operational Amplifier
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
National Semiconductor
Datasheet:
Part Number:
Description:
Quad High Speed Trapezoidal? Bus Transceiver
Manufacturer:
National Semiconductor
Datasheet: