STPCC5HEBC STMicroelectronics, STPCC5HEBC Datasheet - Page 9

no-image

STPCC5HEBC

Manufacturer Part Number
STPCC5HEBC
Description
IC SYSTEM-ON-CHIP X86 388-PBGA
Manufacturer
STMicroelectronics
Series
-r
Datasheet

Specifications of STPCC5HEBC

Applications
Set-Top Boxes, TV
Core Processor
x86
Program Memory Type
External Program Memory
Controller Series
STPC® Consumer-II
Ram Size
External
Interface
EBI/EMI, I²C, IDE, ISA, Local Bus
Number Of I /o
-
Voltage - Supply
2.45 V ~ 3.6 V
Operating Temperature
0°C ~ 85°C
Mounting Type
*
Package / Case
*
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STPCC5HEBC
Manufacturer:
DAVICOM
Quantity:
1 001
Part Number:
STPCC5HEBC
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STPCC5HEBC
Manufacturer:
ST
0
Part Number:
STPCC5HEBCE
Manufacturer:
TE
Quantity:
200
Part Number:
STPCC5HEBCE
Manufacturer:
ST
0
1.8. CLOCK TREE
The STPC Atlas integrates many features and
generates all its clocks from a single 14MHz
oscillator. This results in multiple clock domains as
described in
DEVCLK
(24MHz)
CRTC,Video,TV
Figure
VIP
XTALO
1-2.
14.31818 MHz
DEVCLK
VCLK
PLL
Figure 1-2. STPC Consumer-II clock architecture
XTALI
DCLK
Release 1.5 - January 29, 2002
DCLK
PLL
OSC14M
(14MHz)
IPC
ISA
South Bridge
MCLKO
The speed of the PLLs is either fixed (DEVCLK),
either programmable by strap option (HCLK)
either programmable by software (DCLK, MCLK).
When in synchronized mode, MCLK speed is fixed
to HCLKO speed and HCLKI is generated from
MCLKI.
1/2
ISACLK
MCLK
PLL
1/4
PCICLKI
CPU
North Bridge
MCLKI
Local Bus
HCLK
GENERAL DESCRIPTION
Host
PLL
SDRAM controller
1/2
1/3
x1
x2
PCICLKO
HCLKO
GE
HCLKI
HCLK
9/93

Related parts for STPCC5HEBC