MT41J256M8HX-15E IT:D Micron Technology Inc, MT41J256M8HX-15E IT:D Datasheet - Page 146

• Manufacturer Part Number: MT41J256M8HX-15E IT:D
• Description: MICMT41J256M8HX-15E_IT:D 2GB DDR3 SDRAM
• Manufacturer: Micron Technology Inc
• Type: DDR3 SDRAMr

Specifications of MT41J256M8HX-15E IT:D

• Organization: 256Mx8
• Address Bus: 18b
• Maximum Clock Rate: 1.333GHz
• Operating Supply Voltage (typ): 1.5V
• Package Type: FBGA
• Operating Temp Range: -40C to 95C
• Operating Supply Voltage (max): 1.575V
• Operating Supply Voltage (min): 1.425V
• Supply Current: 165mA
• Pin Count: 78
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / Rohs Status: Compliant

MPR Register Address Definitions and Bursting Order
Table 77: MPR Readouts and Burst Order Bit Mapping
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
MR3[2]
1
1
1
1
MR3[1:0]
00
01
10
11
Note:
READ predefined pattern
for system calibration
• Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is
• A[9:3] are a “Don’t Care”
• A10 is a “Don’t Care”
• A11 is a “Don’t Care”
• A12: Selects burst chop mode on-the-fly, if enabled within MR0
• A13 is a “Don’t Care”
• BA[2:0] are a “Don’t Care”
The MPR currently supports a single data format. This data format is a predefined read
pattern for system calibration. The predefined pattern is always a repeating 0–1 bit pat-
tern.
Examples of the different types of predefined READ pattern bursts are shown in the fol-
lowing figures.
assigned to MSB
1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selec-
Function
ted MPR agent.
RFU
RFU
RFU
Length
Burst
BC4
BC4
BL8
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
146
A[2:0]
Read
000
000
100
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2Gb: x4, x8, x16 DDR3 SDRAM
Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
Burst Order and Data Pattern
Burst order: 0, 1, 2, 3, 4, 5, 6, 7
Predefined pattern: 0, 1, 0, 1
Predefined pattern: 0, 1, 0, 1
Mode Register 3 (MR3)
Burst order: 0, 1, 2, 3
Burst order: 4, 5, 6, 7
© 2006 Micron Technology, Inc. All rights reserved.
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a