EP3C120F780I7 Altera, EP3C120F780I7 Datasheet - Page 52

• Manufacturer Part Number: EP3C120F780I7
• Description: IC CYCLONE III FPGA 120K 780FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C120F780I7

• Number Of Logic Elements/cells: 119088
• Number Of Labs/clbs: 7443
• Total Ram Bits: 3981312
• Number Of I /o: 531
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 119088
• # I/os (max): 531
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 119088
• Ram Bits: 3981312
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• For Use With: 544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Page 52
f
f
In your TimeQuest SDC constraints file, use the following recommended constraints
as applicable to your design:
■
■
■
■
■
For more information on the SDC commands and clock uncertainties, refer to the
Quartus II TimeQuest Timing Analyzer
Device Resource Utilization Reports
After compilation, review the device resource utilization information to determine
that there is enough logic for any potential design change in future. If your
compilation results in a no-fit error, check the messages generated to understand what
causes the no-fit.
To determine resource usage, refer to the Flow Summary section of the Compilation
Report for a percentage representing the total logic utilization, which includes an
estimation of resources that cannot be used due to existing connections or logic use.
More detailed resource information is available by viewing the reports under
Resource Section in the Fitter section of the Compilation Report. There are also
reports that describe some of the optimizations that occurred during compilation. For
example, if you are using Quartus II integrated synthesis, the reports under the
Optimization Results folder in the Analysis & Synthesis section describe
information including registers that were removed during synthesis. This report can
be useful when estimating device resource utilization for a partial design, to ensure
that registers were not removed due to missing connections with other parts of the
design.
Quartus II Messages
Each stage of the compilation flow generates messages, including informational notes,
warnings, critical warnings and errors. Review these messages to check for any
potential design problems. To understand the meaning of the messages, right click on
the message and select Help. The Quartus II Help shows the meaning of the message.
For more information about messages and message suppression, refer to the
Quartus II Projects
create_clock, create_generated_clock – specify the frequencies and
relationships for all clocks in your design.
derive_pll_clocks – creates generated clocks for all PLL outputs, according
to the settings in the PLL megafunctions. Specify multicycle relationships for
LVDS transmitters or receiver deserialization factors.
set_input_delay, set_output_delay – specify external device or board
timing parameters.
derive_clock_uncertainty – automatically applies inter-clock, intra-clock,
and I/O interface uncertainties. You can also user the set_clock_uncertainty
constraint to specify clock uncertainty or skew for clocks or clock-to-clock
transfers.
check_timing – generates a report on any problem with the design or applied
constraints, including missing constraints.
chapter in volume 2 of the Quartus II Handbook.
chapter in volume 3 of the Quartus II Handbook.
© November 2008 Altera Corporation
Managing
Verification