AT94K10AL-25AJI Atmel, AT94K10AL-25AJI Datasheet - Page 70
AT94K10AL-25AJI
Manufacturer Part Number
AT94K10AL-25AJI
Description
IC FPSLIC 10K GATE 25MHZ 84PLCC
Manufacturer
Atmel
Series
FPSLIC®r
Specifications of AT94K10AL-25AJI
Core Type
8-bit AVR
Speed
25MHz
Interface
I²C, UART
Program Sram Bytes
20K-32K
Fpga Sram
4kb
Data Sram Bytes
4K ~ 16K
Fpga Core Cells
576
Fpga Gates
10K
Fpga Registers
846
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
For Use With
ATSTK594 - BOARD FPSLIC DAUGHTER FOR STK500
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 70 of 204
- Download datasheet (4Mb)
When waking up from Power-down mode, there is a delay from the wake-up condition occurs
until the wake-up becomes effective. This allows the clock to restart and become stable after
having been stopped. The wake-up period is defined by the same time-set bits that define the
reset time-out period. The wake-up period is equal to the clock reset period, as shown in
Figure 1 on page
93.
If the wake-up condition disappears before the MCU wakes up and starts to execute, the inter-
rupt causing the wake-up will not be executed.
4.17.3
Power-save Mode
When the SM1/SM0 bits are 11, the SLEEP instruction makes the MCU enter the Power-save
mode. This mode is identical to power-down, with one exception:
If Timer/Counter2 is clocked asynchronously, i.e., the AS2 bit in ASSR is set, Timer/Counter2
will run during sleep. In addition to the power-down wake-up sources, the device can also wake-
up from either Timer Overflow or Output Compare event from Timer/Counter2 if the correspond-
ing Timer/Counter2 interrupt enable bits are set in TIMSK. To ensure that the part executes the
Interrupt routine when waking up, also set the global interrupt enable bit in SREG.
When waking up from Power-save mode by an external interrupt, two instruction cycles are exe-
cuted before the interrupt flags are updated. When waking up by the asynchronous timer, three
instruction cycles are executed before the flags are updated. During these cycles, the processor
executes instructions, but the interrupt condition is not readable, and the interrupt routine has
not started yet. See
Table 2-1 on page 15
for clock activity during Power-down, Power-save and
Idle modes.
AT94KAL Series FPSLIC
70
1138I–FPSLI–1/08
Related parts for AT94K10AL-25AJI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 84PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 100TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 100TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 144LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 208PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
At94k05al 5k - 40k Gates Of At40k Fpga With 8-bit Microcontroller, Up To 36k Bytes Of Sram And On-chip Jtag Ice
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array FPSLIC 10K GATE 8B 8B AVR 25MHZ TEMP
Manufacturer:
Atmel
Part Number:
Description:
FPGA - Field Programmable Gate Array ASICS
Manufacturer:
Atmel
Part Number:
Description:
FPGA - Field Programmable Gate Array FPSLIC 10K GATE 8B 8B AVR 25MHZ TEMP
Manufacturer:
Atmel
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet: