DP83905AVQB National Semiconductor, DP83905AVQB Datasheet - Page 75

IC CONTROLR AT/LAN TP IN 160PQFP

DP83905AVQB

Manufacturer Part Number
DP83905AVQB
Description
IC CONTROLR AT/LAN TP IN 160PQFP
Manufacturer
National Semiconductor
Series
AT/LANTIC™r
Datasheet

Specifications of DP83905AVQB

Controller Type
AT, LAN Twisted-Pair Interface Controller
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
100mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
160-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Interface
-
Other names
*DP83905AVQB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83905AVQB
Manufacturer:
NS
Quantity:
2
Part Number:
DP83905AVQB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83905AVQB
Manufacturer:
NS
Quantity:
63
Part Number:
DP83905AVQB
Manufacturer:
NS/国半
Quantity:
20 000
8 0 Preliminary Switching Characteristics
RESET Timing
Note 1 I O inactive is not an external signal It is used here to indicate the length of time RESET must be active before the AT LANTIC Controller recognizes it
begins to drive the ISA outputs to their inactive state and ignores ISA inputs except RESET
Note 2 RegLoad is not an external signal It is used here to indicate the length of time RESET must be active before the AT LANTIC Controller begins contiguring
When IOinactive goes active the internal pull-down resistors on the memory support buses are enabled
Note 3 If RegLoad is high the values on the memory support buses are Iatched into the configuration registers when RESET is deasserted The pull-down resistors
on this bus are enabled until RegLoad is deasserted
Note 4 EELoad is not an extemal signal it is used here to indicate when the EEPROM store is loading
Serial EEPROM Timing
Note 1 Derived from Crystal Oscillator Tolerance
Symbol
T1
T2
T3
T4
TS
Symbol
T1
T2
T3
T4
T5
T6
T7
T8
RESET Asserted Until IO Inactive Asserted (Note 1)
RESET Asserted Until RegLoad State Entered (Note 2)
RESET Deasserted Until RegLoad Deasserted (Note 3)
RESET Deasserted Until EELOAD State Entered (Note 4)
EELoad Width (Note 4)
EECS Setup to SK
EECS Hold after SK
MSD2 Low Time
MSD2 High Time
MSD2 Clock Period (Note 1)
Data In Setup to MSD2 High
Data In Hold from MSD2 High
Data Out Valid from MSD2 High
Description
e
g
Description
0 01%
75
(Continued)
Min
150
250
450
450
100
100
1
Min
400
415
100
0
Max
500
Max
320
TL F 11498 – 55
TL F 11498 – 56
Units
ns
ns
ns
ns
ns
ns
ns
Units
s
ns
ns
s
s
s

Related parts for DP83905AVQB