ELLXT971ABE.A4 Intel, ELLXT971ABE.A4 Datasheet - Page 19

no-image

ELLXT971ABE.A4

Manufacturer Part Number
ELLXT971ABE.A4
Description
IC TRANS 3.3V ETHERNET 64-BGA
Manufacturer
Intel
Type
PHY Transceiverr
Datasheet

Specifications of ELLXT971ABE.A4

Number Of Drivers/receivers
1/1
Protocol
IEEE 802
Voltage - Supply
3.14 V ~ 3.45 V
Mounting Type
Surface Mount
Package / Case
64-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
870479

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ELLXT971ABE.A4
Manufacturer:
Intel
Quantity:
10 000
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
TI
Quantity:
1 624
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
Datasheet
Document Number: 249414-003
Revision Date: June 18, 2004
Table 4.
Table 5.
Intel
Table 5
Intel
PBGA
PBGA
Pin#
Pin#
D3
D8
A2
E7
A1
®
®
LXT971A Transceiver MII Data Interface Signal Descriptions (Sheet 2 of 2)
LXT971A Transceiver MII Controller Interface Signal Descriptions
lists signal descriptions of the LXT971A Transceiver MII controller interface pins.
LQFP
LQFP
Pin#
Pin#
63
43
42
64
3
CRS
MDDIS
MDC
MDIO
MDINT_L
Symbol
Symbol
Intel
Type
Type
OD
I/O
O
I
I
®
LXT971A Single-Port 10/100 Mbps PHY Transceiver
Carrier Sense.
During half-duplex operation (Register bit 0.8 = 0), the LXT971A
Transceiver asserts this output when either transmitting or receiving
data packets.
During full-duplex operation (Register bit 0.8 = 1), CRS is asserted
only during receive.
CRS assertion is asynchronous with respect to RX_CLK. CRS is
de-asserted on loss of carrier, synchronous to RX_CLK.
Management Data Disable.
When MDDIS is High, the MDIO is disabled from read and write
operations.
When MDDIS is Low at power-up or reset, the Hardware Control
Interface pins control only the initial or “default” values of their
respective register bits.
After the power-up/reset cycle is complete, bit control reverts to the
MDIO serial channel.
Management Data Clock.
Clock for the MDIO serial data channel.
Maximum frequency is 8 MHz.
Management Data Input/Output.
Bidirectional serial data channel for PHY/STA communication.
Management Data Interrupt.
When Register bit 18.1 = 1, an active Low output on this pin
indicates status change.
Interrupt is cleared by reading Register 19.
Signal Description
Signal Description
19

Related parts for ELLXT971ABE.A4