ADF7023-JBCPZ Analog Devices Inc, ADF7023-JBCPZ Datasheet - Page 78
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF7023-JBCPZ
Manufacturer Part Number
ADF7023-JBCPZ
Description
TXRX FSK/GFSK/MSK/GMSK 32LFCSP
Manufacturer
Analog Devices Inc
Series
-r
Datasheet
1.EVAL-ADF7023-JDB1Z.pdf
(100 pages)
Specifications of ADF7023-JBCPZ
Frequency
902MHz ~ 958MHz
Data Rate - Maximum
300kbps
Modulation Or Protocol
FSK, GFSK, GMSK, MSK
Applications
ISM
Power - Output
13.5dBm
Sensitivity
-116dBm
Voltage - Supply
2.2 V ~ 3.6 V
Current - Receiving
12.8mA
Current - Transmitting
32.1mA
Data Interface
PCB, Surface Mount
Memory Size
-
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
32-WFQFN Exposed Pad, CSP
Rf Ic Case Style
LFCSP
No. Of Pins
32
Supply Voltage Range
2.2V To 3.6V
Operating Temperature Range
-40°C To +85°C
Transmitting Current
32.1mA
Data Rate
300Kbps
Modulation Type
2FSK, GFSK, MSK
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
ADF7023-J
REGISTER MAPS
Table 47. Battery Backup Memory (BBRAM)
Address (Hex)
0x100
0x101
0x102
0x103
0x104
0x105
0x106
0x107
0x108
0x109
0x10A
0x10B
0x10C
0x10D
0x10E
0x10F
0x110
0x111
0x112
0x113
0x114
0x115
0x116
0x117
0x118
0x119
0x11A
0x11B
0x11C
0x11D
0x11E
0x11F
0x120
0x121
0x122
0x123
0x124
0x125
0x126
0x127
0x128
0x129
0x12A
0x12B to 0x13D
0x13E
0x13F
Register
INTERRUPT_MASK_0
INTERRUPT_MASK_1
NUMBER_OF_WAKEUPS_0
NUMBER_OF_WAKEUPS_1
NUMBER_OF_WAKEUPS_IRQ_THRESHOLD_0
NUMBER_OF_WAKEUPS_IRQ_THRESHOLD_1
RX_DWELL_TIME
PARMTIME_DIVIDER
SWM_RSSI_THRESH
CHANNEL_FREQ_0
CHANNEL_FREQ_1
CHANNEL_FREQ_2
RADIO_CFG_0
RADIO_CFG_1
RADIO_CFG_2
RADIO_CFG_3
RADIO_CFG_4
RADIO_CFG_5
RADIO_CFG_6
RADIO_CFG_7
RADIO_CFG_8
RADIO_CFG_9
RADIO_CFG_10
RADIO_CFG_11
IMAGE_REJECT_CAL_PHASE
IMAGE_REJECT_CAL_AMPLITUDE
MODE_CONTROL
PREAMBLE_MATCH
SYMBOL_MODE
PREAMBLE_LEN
CRC_POLY_0
CRC_POLY_1
SYNC_CONTROL
SYNC_BYTE_0
SYNC_BYTE_1
SYNC_BYTE_2
TX_BASE_ADR
RX_BASE_ADR
PACKET_LENGTH_CONTROL
PACKET_LENGTH_MAX
STATIC_REG_FIX
ADDRESS_MATCH_OFFSET
ADDRESS_LENGTH
Address matching
RX_SYNTH_LOCK_TIME
TX_SYNTH_LOCK_TIME
Rev. 0 | Page 78 of 100
Retained in PHY_SLEEP
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Group
MAC
MAC
MAC
MAC
MAC
MAC
MAC
MAC
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
PHY
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
Packet
PHY
Packet
Packet
Packet
PHY
PHY