ADF7023-JBCPZ Analog Devices Inc, ADF7023-JBCPZ Datasheet - Page 82
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF7023-JBCPZ
Manufacturer Part Number
ADF7023-JBCPZ
Description
TXRX FSK/GFSK/MSK/GMSK 32LFCSP
Manufacturer
Analog Devices Inc
Series
-r
Datasheet
1.EVAL-ADF7023-JDB1Z.pdf
(100 pages)
Specifications of ADF7023-JBCPZ
Frequency
902MHz ~ 958MHz
Data Rate - Maximum
300kbps
Modulation Or Protocol
FSK, GFSK, GMSK, MSK
Applications
ISM
Power - Output
13.5dBm
Sensitivity
-116dBm
Voltage - Supply
2.2 V ~ 3.6 V
Current - Receiving
12.8mA
Current - Transmitting
32.1mA
Data Interface
PCB, Surface Mount
Memory Size
-
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
32-WFQFN Exposed Pad, CSP
Rf Ic Case Style
LFCSP
No. Of Pins
32
Supply Voltage Range
2.2V To 3.6V
Operating Temperature Range
-40°C To +85°C
Transmitting Current
32.1mA
Data Rate
300Kbps
Modulation Type
2FSK, GFSK, MSK
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
ADF7023-J
Table 60. 0x10A: CHANNEL_FREQ_1
Bit
[7:0]
Table 61. 0x10B: CHANNEL_FREQ_2
Bit
[7:0]
Table 62. 0x10C: RADIO_CFG_0
Bit
[7:0]
Table 63. 0x10D: RADIO_CFG_1
Bit
[7:4]
[3:0]
Table 64. 0x10E: RADIO_CFG_2
Bit
[7:0]
Table 65. 0x10F: RADIO_CFG_3
Bit
[7:0]
Table 66. 0x110: RADIO_CFG_4
Bit
[7:0]
Table 67. 0x111: RADIO_CFG_5
Bit
[7:0]
Table 68. 0x112: RADIO_CFG_6
Bit
[7:2]
[1:0]
Name
CHANNEL_FREQ[15:8]
Name
CHANNEL_FREQ[23:16]
Name
FREQ_DEVIATION[11:8]
DATA_RATE[11:8]
Name
FREQ_DEVIATION[7:0]
Name
DISCRIM_BW[7:0]
Name
POST_DEMOD_BW[7:0]
Name
Reserved
Name
SYNTH_LUT_CONFIG_0
DISCRIM_PHASE[1:0]
Name
DATA_RATE[7:0]
R/W
R/W
Description
The data rate in bps is set according to Data Rate (bps) = DATA_RATE[11:0] × 100.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
See the CHANNEL_FREQ_0 description in Table 59.
Description
See the CHANNEL_FREQ_0 description in Table 59.
Description
See the FREQ_DEVIATION description in RADIO_CFG_2 (see Table 64).
See the DATA_RATE description in RADIO_CFG_0 (see Table 62).
Description
The binary level 2FSK/GFSK/MSK/GMSK frequency deviation in hertz (defined
as the frequency difference between carrier frequency and 1/0 tones) is set
according to Frequency Deviation (Hz) = FREQ_DEVIATION[11:0] × 100.
Description
The DISCRIM_BW value sets the bandwidth of the correlator demodulator. See
the 2FSK/GFSK/MSK/GMSK Demodulation section for the steps required to set
the DISCRIM_BW value.
Description
For optimum performance, the post-demodulator filter bandwidth should be
set close to 0.75 times the data rate. The actual bandwidth of the post-
demodulator filter is given by Post-Demodulator Filter Bandwidth (kHz) =
POST_DEMOD_BW × 2. The range of POST_DEMOD_BW is 1 to 255.
Description
Set to zero.
Description
If SYNTH_LUT_CONTROL (Address 0x113, Table 69) = 0 or 2, set
SYNTH_LUT_CONFIG_0 = 0. If SYNTH_LUT_CONTROL = 1 or 3, this setting
allows the receiver PLL loop bandwidth to be changed to optimize the receiver
local oscillator phase noise.
The DISCRIM_PHASE value sets the phase of the correlator demodulator. See
the 2FSK/GFSK/MSK/GMSK Demodulation section for the steps required to set
the DISCRIM_PHASE value.
Rev. 0 | Page 82 of 100