P80C557E4EFB NXP Semiconductors, P80C557E4EFB Datasheet - Page 8

P80C557E4EFB

Manufacturer Part Number
P80C557E4EFB
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P80C557E4EFB

Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
I2C/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
1KB
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C557E4EFB
Manufacturer:
PHILIPS
Quantity:
325
Part Number:
P80C557E4EFB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P80C557E4EFB/01
Manufacturer:
SAMSUNG
Quantity:
10 000
Part Number:
P80C557E4EFB/01,51
Manufacturer:
SILICON
Quantity:
459
Part Number:
P80C557E4EFB/01,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C557E4EFB/01,55
Manufacturer:
IR
Quantity:
20
Part Number:
P80C557E4EFB/01,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
5. ELECTROMAGNETIC COMPATIBILITY (EMC)
Primary attention was paid on the reduction of electromagnetic
emission of the microcontroller P8xC557E4.
The following features effect in reducing the electromagnetic
emission and additionally improve the electromagnetic susceptibility:
Useful in applications that require no external memory or temporarily
no external memory:
1999 Mar 02
32767
Single-chip 8-bit microcontroller
Four supply voltage pins (V
pairs of V
package.
Separated V
Internal decoupling capacitance improves the EMC radiation
behavior and the EMC immunity
External capacitors are to be located as close as possible
between pins V
well as V
recommended (100nF).
The ALE output signal (pulses at a frequency of f
disabled under software control (bit 5 in the SFR PCON: “RFI”); if
disabled, no ALE pulse will occur. ALE pin will be pulled down
internally, switching an external address latch to a quiet state.
The MOVX instruction will still toggle ALE (external data memory
is accessed). ALE will retain its normal HIGH value during Idle
Mode and a LOW value during Power-down mode while in the
“RFI” reduction mode. Additionally during internal access
(EA = 1) ALE will toggle normally when the address exceeds the
internal program memory size. During external access (EA = 0)
ALE will always toggle normally, whether the flag “RFI” is set or
not.
IMPROVEMENTS
0
DD4
DD
(EA = 1)
Internal
32768
DD
64 K
and V
and V
DD1
pins for the internal logic and the port buffers
Program Memory
SS
SS4
and V
at two adjacent pins at each side of the
External
; ceramic chip capacitors are
32767
SS1,
DD
0
) and four ground pins (V
V
DD2
External
(EA = 0)
and V
SS2,
V
Figure 4. Memory map & address space
DD3
CLK
255
127
and V
0
/6) can be
SS
DIRECT AND
) with
INDIRECT
SS3
INDIRECT
ONLY
as
Overlapped
8
Space
P83C557E4/P80C557E4/P89C557E4
6. FUNCTIONAL DESCRIPTION
6.1 General
The P8xC557E4 is a stand-alone high-performance microcontroller
designed for use in real time applications such as instrumentation,
industrial control, medium to high-end consumer applications and
specific automotive control applications.
In addition to the 80C51 standard functions, the device provides a
number of dedicated hardware functions for these applications.
The P8xC557E4 is a control-oriented CPU with on-chip program
and data memory. It can be extended with external program memory
up to 64 Kbytes. It can also access up to 64 Kbytes of external data
memory. For systems requiring extra capability, the P8xC557E4 can
be expanded using standard memories and peripherals.
The P8xC557E4 has two software selectable modes of reduced
activity for further power reduction – Idle and Power-down. The Idle
Mode freezes the CPU while allowing the RAM, timers, serial ports
and interrupt system to continue functioning. The Power-down Mode
saves the RAM contents but freezes the oscillator causing all other
chip functions to be inoperative. The Power-down Mode can be
terminated by an external Reset, by the seconds interrupt and by
any one of the two external interrupts. (See description Wake-up
from Power-down Mode.)
6.2 Memory organization
The central processing unit (CPU) manipulates operands in three
memory spaces; these are the 64 Kbytes external data memory,
1024 bytes internal data memory (consisting of 256 bytes standard
RAM and 768 bytes AUX-RAM) and the 32 Kbytes internal and/or
64 Kbytes external program memory (see Figure 4).
Data Memory
Registers
Function
Internal
Special
AUXILIARY
(ARD = 0)
RAM
64 K
768
0
Product specification
Data Memory
External
(ARD = 1)

Related parts for P80C557E4EFB