AT32UC3C1256C Atmel Corporation, AT32UC3C1256C Datasheet - Page 277

no-image

AT32UC3C1256C

Manufacturer Part Number
AT32UC3C1256C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3C1256C

Flash (kbytes)
256 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
81
Ext Interrupts
100
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
68
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
19
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C1256C-AUR
Manufacturer:
LORLIN
Quantity:
1 000
Part Number:
AT32UC3C1256C-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AUT
Manufacturer:
ATMEL
Quantity:
1 001
Part Number:
AT32UC3C1256C-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AZR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AZT
Manufacturer:
Atmel
Quantity:
10 000
15.9.3
15.9.3.1
Table 15-13. User Page Fuse Description
• SS_ADRR: Size of the CPU RAM controlled by the Secure State
• SS_ADRF: Size of the Flash controlled by the Secure State
• WDTDISRV: WatchDog Timer auto disable at startup
15.9.4
32117C–AVR-08/11
WDTDISRV
31
23
15
7
The section of the CPU RAM controlled by the Secure State is from address 0x00000000 to address (SS_ADRR << 10).
The section of the Flash controlled by the Secure State is from address 0x80000000 to address (SS_ADRF << 10).
0: The WDT is automatically enabled at startup, the WDTAUTO fuse of the WDT is set.
1: The WDT is not automatically enabled at startup, the WDTAUTO fuse of the watchdog timer is not set.
Please refer to the WDT chapter for detail about time-out settings when the WDT is automatically enabled.
Fuses in User Page (address 0x80800000)
Bootloader Configuration
First word (address 0x80800000)
30
22
14
6
The devices are shipped with the User page erased (all bits 1).
The USB/USART bootloader uses two words in the flash user page to store its configuration:
Please refer to the bootloader documentation for more information.
• Configuration word 1 at address 0x808001FC is read first at boot time to know if it should
• Configuration word 2 at address 0x808001F8 stores the I/O conditions that determine which
start the ISP process unconditionally and whether it should use the configuration word 2
where further configuration is stored.
of the USB DFU ISP and the application to start at the end of the boot process.
29
21
13
5
28
20
12
4
SS_ADRF[15:8]
SS_ADRR[7:0]
SS_ADRF[7:0]
SS_ADRR[14:8]
27
19
11
3
26
18
10
2
25
17
9
1
AT32UC3C
24
16
8
0
277

Related parts for AT32UC3C1256C