AT32UC3C1256C Atmel Corporation, AT32UC3C1256C Datasheet - Page 343

no-image

AT32UC3C1256C

Manufacturer Part Number
AT32UC3C1256C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3C1256C

Flash (kbytes)
256 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
81
Ext Interrupts
100
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
68
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
19
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C1256C-AUR
Manufacturer:
LORLIN
Quantity:
1 000
Part Number:
AT32UC3C1256C-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AUT
Manufacturer:
ATMEL
Quantity:
1 001
Part Number:
AT32UC3C1256C-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AZR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1256C-AZT
Manufacturer:
Atmel
Quantity:
10 000
18.7.3
Register Name:
Access Type:
Offset:
Reset Value:
• NRDCYCLE[8:0]: Total Read Cycle Length
• NWECYCLE[8:0]: Total Write Cycle Length
32117C–AVR-08/11
31
23
15
7
The total read cycle length is the total duration in clock cycles of the read cycle. It is equal to the sum of the setup, pulse and
hold steps of the NRD and NCS signals. It is defined as:
The total write cycle length is the total duration in clock cycles of the write cycle. It is equal to the sum of the setup, pulse and
hold steps of the NWE and NCS signals. It is defined as:
Cycle Register
30
22
14
6
CYCLE
Read/Write
0x08 + CS_number*0x10
0x00030003
Write Cycle Length
Read Cycle Length
29
21
13
5
=
=
(
(
256 NWECYCLE 8:7
256 NRDCYCLE 8:7
×
×
28
20
12
4
NWECYCLE[7:0]
NRDCYCLE[7:0]
[
[
27
19
11
]
]
3
+
+
NWECYCLE 6:0
NRDCYCLE 6:0
[
[
26
18
10
2
]
]
) clock cycles
) clock cycles
25
17
9
1
AT32UC3C
NWECYCLE[8]
NRDCYCLE[8]
24
16
8
0
343

Related parts for AT32UC3C1256C