SAM3U2E Atmel Corporation, SAM3U2E Datasheet - Page 632

• Manufacturer Part Number: SAM3U2E
• Manufacturer: Atmel Corporation

Specifications of SAM3U2E

• Flash (kbytes): 128 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 96 MHz
• Cpu: Cortex-M3
• # Of Touch Channels: 57
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 1
• Quadrature Decoder Channels: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 5
• Twi (i2c): 2
• Uart: 5
• Ssc: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 36
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.62 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

Figure 33-6. Master Write with One Data Byte
Figure 33-7. Master Write with Multiple Data Bytes
632
632
TXCOMP
TXRDY
TWCK
TWD
SAM3U Series
SAM3U Series
Write THR (Data n)
S
DADR
While no new data is written in the TWI_THR, the Serial Clock Line is tied low. When new data is
written in the TWI_THR, the SCL is released and the data is sent. To generate a STOP event,
the STOP command must be performed by writing in the STOP field of TWI_CR.
After a Master Write transfer, the Serial Clock line is stretched (tied low) while no new data is
written in the TWI_THR or until a STOP command is performed.
See
TXCOMP
TXRDY
W
Figure
TWD
Write THR (DATA)
A
33-6,
S
STOP Command sent (write in TWI_CR)
DATA n
Figure
DADR
33-7, and
A
W
Figure
Write THR (Data n+1)
A
33-8.
DATA
DATA n+1
STOP command performed
(by writing in the TWI_CR)
A
Write THR (Data n+2)
Last data sent
P
A
DATA n+2
6430E–ATARM–29-Aug-11
6430E–ATARM–29-Aug-11
A
P