ST7FOXK1 STMicroelectronics, ST7FOXK1 Datasheet - Page 159

no-image

ST7FOXK1

Manufacturer Part Number
ST7FOXK1
Description
Low cost flash 8bit micro
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7FOXK1

4 To 8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance
1K write/erase cycles guaranteed Data retention
Clock Sources
Internal trimmable 8 MHz RC oscillator, auto wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
Five Power Saving Modes
Halt, Active-Halt, Auto Wakeup from Halt, Wait and Slow
A/d Converter
up to 10 input channels

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7FOXK1
Manufacturer:
ST
0
Part Number:
ST7FOXK1B6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6
Manufacturer:
ST
Quantity:
55
Part Number:
ST7FOXK1T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST7FOXK1T6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
ST7FOXF1, ST7FOXK1, ST7FOXK2
Figure 73. Serial peripheral interface block diagram
10.6.4
MOSI
MISO
SCK
SS
Functional description
A basic example of interconnections between a single master and a single slave is
illustrated in
The MOSI pins are connected together and the MISO pins are connected together. In this
way data is transferred serially between master and slave (most significant bit first).
The communication is always initiated by the master. When the master device transmits
data to a slave device via MOSI pin, the slave device responds by sending data to the
master device via the MISO pin. This implies full duplex communication with both data out
and data in synchronized with the same clock signal (which is provided by the master device
via the SCK pin).
To use a single data line, the MISO and MOSI pins must be connected at each node (in this
case only simplex communication is possible).
Four possible data/clock timing relationships may be chosen (see
but master and slave must be programmed with the same timing mode.
SOD
bit
SPIDR
Figure
8-Bit Shift Register
Read Buffer
SERIAL CLOCK
74.
GENERATOR
CONTROL
MASTER
Data/Address Bus
Read
Write
7
SPIE
SPIF WCOL
7
SPE
CONTROL
SPR2
OVR
STATE
SPI
MODF
MSTR
Interrupt
Figure 77 on page
request
CPOL
0
On-chip peripherals
CPHA
SOD
SS
SPICR
SPICSR
SSM
SPR1
0
1
SPR0
159/226
SSI
0
164)
0

Related parts for ST7FOXK1