ST7FOXK1 STMicroelectronics, ST7FOXK1 Datasheet - Page 66

• Manufacturer Part Number: ST7FOXK1
• Description: Low cost flash 8bit micro
• Manufacturer: STMicroelectronics

Specifications of ST7FOXK1

• 4 To 8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance: 1K write/erase cycles guaranteed Data retention
• Clock Sources: Internal trimmable 8 MHz RC oscillator, auto wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
• Five Power Saving Modes: Halt, Active-Halt, Auto Wakeup from Halt, Wait and Slow
• A/d Converter: up to 10 input channels

Power saving modes
66/226
Figure 27. Halt timing overview
1. A reset pulse of at least 42 µs must be applied when exiting from Halt mode.
Figure 28. Halt mode flowchart
1. WDGHALT is an option bit. See option byte section for more details.
2. Peripheral clocked with an external clock source can still be active.
3. Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to
4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set
5. The CPU clock must be switched to 1 MHz (RC/8) or AWU RC before entering Halt mode.
Table 17: ST7FOXF1/ST7FOXK1 Interrupt
during the interrupt routine and cleared when the CC register is popped.
[Active Halt disabled]
INSTRUCTION
RUN
N
HALT INSTRUCTION
(Active Halt disabled)
WATCHDOG
WDGHALT
HALT
RESET
1
INTERRUPT
HALT
Y
1)
mappingfor more details.
256 CPU CYCLE
ENABLE
3)
INTERRUPT
RESET
OR SERVICE INTERRUPT
0
256 CPU CLOCK CYCLE
FETCH RESET VECTOR
DELAY
OR
OSCILLATOR
PERIPHERALS
CPU
I BIT
OSCILLATOR
PERIPHERALS
CPU
I BIT
OSCILLATOR
PERIPHERALS
CPU
I BITS
N
DELAY
RESET
Y
WATCHDOG
VECTOR
FETCH
ST7FOXF1, ST7FOXK1, ST7FOXK2
5)
DISABLE
2)
RUN
OFF
OFF
OFF
OFF
ON
ON
X
ON
ON
ON
X
0
4)
4)