ST7FOXK1 STMicroelectronics, ST7FOXK1 Datasheet - Page 46

no-image

ST7FOXK1

Manufacturer Part Number
ST7FOXK1
Description
Low cost flash 8bit micro
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7FOXK1

4 To 8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance
1K write/erase cycles guaranteed Data retention
Clock Sources
Internal trimmable 8 MHz RC oscillator, auto wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
Five Power Saving Modes
Halt, Active-Halt, Auto Wakeup from Halt, Wait and Slow
A/d Converter
up to 10 input channels

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7FOXK1
Manufacturer:
ST
0
Part Number:
ST7FOXK1B6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6
Manufacturer:
ST
Quantity:
55
Part Number:
ST7FOXK1T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST7FOXK1T6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Supply, reset and clock management
6.5
6.5.1
Note:
6.5.2
46/226
Register description
RC calibration control/status register (RCC_CSR)
Reset value: 0000 0000 (00h)
Bits 7:2 = Reserved, forced by hardware to 0
Bit 1 = RCCLAT Latch Access Transfer bit: this bit is set by software.
Bit 0 = RCCPGM Programming Control and Status bit
If the RCCPGM bit is cleared during the programming cycle, the memory data is not
guaranteed.
Main Clock Control/Status Register (MCCSR)
Reset value: 0000 0000 (00h)
Bits 7:2 = Reserved, must be kept cleared.
Bit 1 = MCO Main Clock Out enable bit
Bit 0 = SMS Slow mode selection bit
0: Read mode
1: Write mode
It is cleared by hardware at the end of the programming cycle. It can only be cleared by
software if the RCCPGM bit is cleared
This bit is set by software to begin the programming cycle. At the end of the
programming cycle, this bit is cleared by hardware.
0: Programming finished or not yet started
1: Programming cycle is in progress
This bit is read/write by software and cleared by hardware after a reset. This bit allows
to enable the MCO output clock.
0: MCO clock disabled, I/O port free for general purpose I/O.
1: MCO clock enabled.
This bit is read/write by software and cleared by hardware after a reset. This bit selects
the input clock f
0: Normal mode (f
1: Slow mode (f
7
0
7
0
0
0
OSC
CPU =
CPU =
or f
f
OSC
0
0
OSC
f
OSC
/32)
/32.
0
0
Read/write
Read/write
0
0
ST7FOXF1, ST7FOXK1, ST7FOXK2
0
0
RCCLAT
MCO
RCCPGM
SMS
0
0

Related parts for ST7FOXK1