STPCI2 STMicroelectronics, STPCI2 Datasheet - Page 49

• Manufacturer Part Number: STPCI2
• Description: STPC ATLAS DATASHEET - X86 CORE PC COMPATIBLE SYS
• Manufacturer: STMicroelectronics

4.5.2 RESET SEQUENCE
Figure 4-4
STPC, also called warm reset.
The constraints on the strap options and the bus
activities are the same as for the cold reset.
The SYSRSTI# pulse duration must be long
enough to have all the strap options stabilized and
must be adjusted depending on resistor values.
Figure 4-4. Reset timing diagram
14 M Hz
SYSRSTI#
ISACLK
Strap Options
HCLK
PCI_CLK
SYSRSTO#
describes the reset sequence of the
M D[63:0]
Issue 1.0 - July 24, 2002
1.6 V
VALID CONFIGURATION
It is mandatory to have a clean reset pulse without
glitches as the STPC could then sample invalid
strap option setting and enter into an umpredicta-
ble mode.
While SYSRSTI# is active, the PCI clock PLL runs
in open loop mode at a speed of few 100’s KHz.
ELECTRICAL SPECIFICATIONS
2.3 m s
49/111