STPCI2 STMicroelectronics, STPCI2 Datasheet - Page 95

• Manufacturer Part Number: STPCI2
• Description: STPC ATLAS DATASHEET - X86 CORE PC COMPATIBLE SYS
• Manufacturer: STMicroelectronics

The maximum skew between pins for this part is
250ps. The important factors for the clock buffer
are a consistent drive strength and low skew
between the outputs. The delay through the buffer
is not important so it does not have to be a zero
delay PLL type buffer. The trace lengths from the
clock driver to the DIMM CKn pins should be
matched exactly. Since the propagation speed
can vary between PCB layers, the clocks should
be routed in a consistent way. The routing to the
STPC memory input should be longer by 75 mm to
compensate for the extra clock routing on the
DIMM. Also a 20 pF capacitor should be placed as
near as possible to the clock input of the STPC to
compensate for the DIMM’s higher clock load. The
impedance of the trace used for the clock routing
should be matched to the DIMM clock trace
impedance (60-75 ohms)
the clocks should be routed with spacing to
adjacent tracks of at least twice the clock trace
width. For designs which use SDRAMs directly
mounted on the motherboard PCB all the clock
trace lengths should be matched exactly.
The DIMM sockets should be populated starting
with the furthest DIMM from the STPC device first
(DIMM1). There are two types of DIMM devices;
single-row and dual-row. The dual-row devices
require two chip select signals to select between
the two rows. A STPC device with 4 chip select
control lines could control either 4 single-row
DIMMs or 2 dual-row DIMMs. When only 2 chip
select control lines are activated, only two single-
6.4.3.6. Clock topology for standard DIMM
Figure 6-26
MCLKO
MCLKI
Track impedance= 75 Ohms
Trace thickness = 0.72 mil
Trace width = 4 to 8 mils
Figure 6-24. Recommended topology for 4 on-board SDRAMs (IBIS model)
and
Figure 6-27
400 mils
.
To minimise crosstalk
give the recommend-
400 mils
Issue 1.0 - July 24, 2002
18 Ohms
row DIMMs or one dual-row DIMM can be
controlled.
6.4.3.4. Summary
For unbuffered DIMMs the address/control signals
will be the most critical for timing. The simulations
show that for these signals the best way to drive
them is to use a parallel termination. For
applications where speed is not so critical series
termination can be used as this will save power.
Using a low impedance such as 50
critical traces is recommended as it both reduces
the delay and the overshoot.
The other memory interface signals will typically
be not as critical as the address/control signals.
Using lower impedance traces is also beneficial
for the other signals but if their timing is not as
critical as the address/control signals they could
use the default value. Using a lower impedance
implies using wider traces which may have an
impact on the routing of the board.
The layout of this interface can be validated by an
electrical simulation
available on the STPC web site.
6.4.3.5. Clock topology for on-board SDRAM
Figure 6-24
ed clock topology and the resulting IBIS simulation
in the case of four on-board SDRAM devices and
no clock buffer.
ed clock topology and the resulting IBIS simulation
in the case of a standard DIMM with the use of a
clock buffer.
and
3500 mils
3500 mils
3500 mils
3500 mils
Figure 6-25
DESIGN GUIDELINES
using
give the recommend-
the
MCLK0
MCLK1
MCLK2
MCLK3
IBIS
for these
model
95/111