PM5380-BI PMC-Sierra, Inc., PM5380-BI Datasheet - Page 312

no-image

PM5380-BI

Manufacturer Part Number
PM5380-BI
Description
Network Interface, SATURN User Network Interface (8x155) Telecom Standard Product
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM5380-BI
Manufacturer:
PMC
Quantity:
648
Part Number:
PM5380-BI
Manufacturer:
PMC
Quantity:
11
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC- 2010299, Issue 2
Register 0x1011: TUL3 Interrupt Status/Enable 1
TSOCI:
TPRTYI:
The TSOCI register functions as a start of cell re-alignment interrupt.
During Utopia level 3 operation, this interrupt is set high when the TSOC input is sampled
high during any position other than the first word of the ATM cell structure on TDAT[31:0].
During POS-PHY Level 3 operation, this interrupt is set high when an ATM cell is shorter
or longer than specified by CELLFORM. Any partial cell structure already written into the
FIFO is discarded when a new cell structure alignment is detected. However, since TMOD
is ignored during the last word of the ATM cell structure, invalid ATM cell structures 1, 2 or
3 bytes shorter than required will not cause TSOCI to assert.
If TENB is de-asserted during a cell transfer (protocol violation) and then re-asserted during
the same cell transfer, the current cell is dropped and TSOCI is asserted. However if TENB
does not subsequently remain asserted until the next TSOC, no indication of dropped cell is
raised. Only with back to back transfers to the same phy will there be an indication of
dropped cell raised. Although no TSOCI is asserted, cell counter values are updated
correctly.
The TSOCI register bit is cleared immediately after it is read, thus acknowledging the event
has been recorded.
The parity error interrupt indicates if a parity error was detected on the TDAT[31:0] input
bus. TPRTYI is set high whenever a parity error occurs on the TDAT[31:0] bus. The
TRPTYI register bit is cleared immediately after it is read, thus acknowledging the event
has been recorded.
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R/W
R/W
R/W
R/W
R
R
R
R
Function
CAME
FOVRE
TPRTYE
TSOCE
CAMI
FOVRI
TPRTYI
TSOCI
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet
Default
0
0
0
0
X
X
X
X
Released
312

Related parts for PM5380-BI