PM5380-BI PMC-Sierra, Inc., PM5380-BI Datasheet - Page 414

no-image

PM5380-BI

Manufacturer Part Number
PM5380-BI
Description
Network Interface, SATURN User Network Interface (8x155) Telecom Standard Product
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM5380-BI
Manufacturer:
PMC
Quantity:
648
Part Number:
PM5380-BI
Manufacturer:
PMC
Quantity:
11
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC- 2010299, Issue 2
14.5 Transmit Data Communication Channels
In the example, the RUL3 selects PHY #3 and transfers a nine byte packet. The RUL3-32 then
pauses for two clock cycles due to the PAUSE[1:0] registers be configured for the two clock
cycles between transfers. This pause allows the layer device to cleanly pause on the in-band
address by deasserting RENB after it samples REOP high. The layer device then reasserts the
RENB and the RUL3-32 selects PHY #1. The next packet transferred is end of a 69 byte
packet.
RSOP is high during the first word of each packet. REOP is high during the last word of the
packet. It is legal to assert RSOP and REOP at the same time. This case occurs when a 1-byte,
2-byte, 3-byte or 4-byte packet is transferred. The RVAL signal qualifies the data on the bus.
Figure 43 Receive POS Level 3 System Interface Timing
The receive POS-PHY Level 3 interface cannot support full bandwidth with arbitrarily small
consecutive packets. In general, the Level 3 interface can carry consecutive 40 byte packets
without the RUL3 channel FIFO overflowing.
The SUNI-8x155 provides access to Line or Section Data Communications Channels (DCC).
The TDCC[7:0] with their clocks TDCLK[7:0] provide either the section or line DCC channels
based on the DCCSEL[7:0] registers.
The Transmit Line Data Link Clock and Data Insertion diagram (Figure 44) shows the
relationship between the TDCC serial data input, and its associated TDCLK. In this mode,
TDCLK is a 2.16 MHz, 67%(high)/33%(low) duty cycle clock that is gapped to produce a 576
kHz nominal rate. TDCC is sampled on the rising edge of TDCLK. The D4-D12 bytes shifted
in to the S/UNI-8x155 in the frame shown are inserted in the corresponding transport overhead
channels in the next frame.
RDAT[31:0]
RMOD[1:0]
RPRTY
RFCLK
RSOP
REOP
RERR
RENB
RVAL
RSX
03
W1
W2
B9
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet
01
W15
W16
Released
W17
414
B69

Related parts for PM5380-BI