ST92185B STMicroelectronics, ST92185B Datasheet - Page 141
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
ST92185B
Manufacturer Part Number
ST92185B
Description
16k/24k/32k Rom Hcmos Mcu With On-screen-display
Manufacturer
STMicroelectronics
Datasheet
1.ST92185B.pdf
(178 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST92185BJ2B1/0BE
Manufacturer:
ST
Quantity:
122
Company:
Part Number:
ST92185BN4B1/PBI
Manufacturer:
ST
Quantity:
35
SYNC CONTROLLER (Cont’d)
SYNC CONTROLLER CONTROL AND STATUS
REGISTER 1 (SCCS1R)
R243 - Read/Write
Register Page: 35
Reset value: 0000 0000 (00h)
Bit 7= EOFVBI: End Of VBI Flag .
This bit is set to “1” by hardware at the beginning
of the line 25 of the current field, when the End of
VBI interrupt request is sent to the Core. The
EOFVBI flag must be reset by software before the
end of the current field.
Bit 6= FLDST: Field Start Flag .
This bit is set to “1” by hardware on the leading
edge of the vertical sync pulse when the field start
interrupt request is forwarded to the Core. The
FLDST flag must be reset by software before the
end of the current field.
Bit 5= FLDEV: Field Even Flag .
This bit is read-only. It indicates which field is cur-
rently running;
0: First field is running
1: Second field is running
n
EOFVBI FLDST FLDEV HFLG FSTEN VBIEN MOD1 MOD0
7
0
Bit 4= HFLG: Horizontal Sync Flag .
This bit is read-only. It just copies the Horizontal
sync transient information issued by the horizontal
pulse shape unit. The bit is read at “1” at during
each H sync pulse and lasts to “1” up to 4 µs.
Bit 3= FSTEN: Field Start Interrupt Enable .
0: The FLDST interrupt is disabled and the exter-
1: The FLDST interrupt is enabled and the inter-
Bit 2= VBIEN: VBI Interrupt Enable .
0: The EOFVBI interrupt is disabled and the exter-
1: The EOFVBI interrupt is enabled and the inter-
Bit 1:0= MOD[1:0]:
MOD1 MOD0 H & V sync
nal interrupt pin becomes the interrupt input.
rupt from the external pin is disabled.
nal interrupt pin becomes the interrupt input.
rupt from the external pin is disabled.
0
0
1
1
0
1
0
1
ST92185B - SYNC CONTROLLER
chassis
sync pulses
reserved
from Xtal
(60 Hz)
from Xtal
(50 Hz)
sources
CSO
no
yes
yes
-
reserved
on-chip timing genera-
tor; free-running
on-chip timing genera-
tor; free-running
CSO generator
141/178