HFC-SPCI Cologne Chip AG, HFC-SPCI Datasheet - Page 15

• Manufacturer Part Number: HFC-SPCI
• Description: Isdn S/t HDLC Basic Rate Controller
• Manufacturer: Cologne Chip AG

The external EEPROM is optional. If no EEPROM is available, EE_SCL/EN must be connected to GND.
Without EEPROM the PCI configuration registers will be loaded with the default values shown in Table
2.
All registers which can be read from EEPROM can also be written by configuration write accesses. The
addresses for configuration write are shown in the table below.
6URbeQbi !)))
Register Name
Vendor ID
Device ID
Command Register
Status Register
Revision ID
Class Code
Latency Timer
Header Type
BIST
I/O Base Address
Memory Base Address
Subsystem Vendor ID
Subsystem ID
Cap_Ptr
Default Value
02 80 00h
2BD0h
2BD0h
1397h
0210h
1397h
01h
10h
00h
00h
40h
Remarks
Value can be read from EEPROM. Base address for
configuration write is C0h.
Value can be read from EEPROM. Base address for
configuration write is C0h.
Bits
0
1
2
5..3
6
7
8
15..9
Bits[7:0] can be read from EEPROM. Base address for
configuration write is C4h.
Bits
3..0
4
5
6
7
8
10..9
11
12
13
14
15
Value can be read from EEPROM. Base address for
configuration write is C8h.
Set to 16 clocks, value is fixed.
Header Type 0
No build in self test supported.
Bits[31:3] are r/w by configuration accesses
Bits[31:8] are r/w by configuration accesses
Value can be read from EEPROM. Base address for
configuration write is ECh.
Value can be read from EEPROM. Base address for
configuration write is ECh.
Offset to Power Management register block.
Function
Enables/disables I/O space accesses.
Enables/disables memory space accesses.
Enables/disables master accesses.
fixed to '0'
PERR# enable/disable
fixed to '0'
SERR# enable/disable
fixed to '0'
Function
reserved
fixed to '1'
66MHz capable
User definable features supported
fast Back-to-Back capable
data parity error detected
fixed to '01': timing of DEVSEL# is medium
signaled target abort (fixed to '0')
received target abort
received master abort
signaled system error (Addr. parity error)
detected partity error
!% _V &$