W90221X Winbond Electronics Corp America, W90221X Datasheet - Page 6

• Manufacturer Part Number: W90221X
• Description: Pa-risc Embedded Controller
• Manufacturer: Winbond Electronics Corp America

Table of Figures
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
F
W90221X version 0.6
F
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
LATCH THE INPUT DATA TO
LATCH THE INPUT DATA TO
FREQUENCY IS FASTER THAN THE
FREQUENCY IS SLOWER THAN THE
1-1 W90221X I
3.1 W90221X P
5.1.1 B
5.5.2 B
5.6.2.1 B
5.6.5.1 O
5.6.5.2 DIMM
5.6.5.3 T
5.7.2.1 VA
5.7.5.1 VPRE
5.10.3.1 F
5.10.3.2 F
5.10.3.3 F
5.10.3.4 F
5.12.2.1 B
5.13.2.1 B
5.13.5.1 SSI
5.13.5.2 SSI
5.14.2.1 B
7.3.1 T
7.3.2 T
7.3.3 T
7.3.4 T
8.1 P
5.5.4.1 S
5.14.5.1 T
5.14.5.1 T
5.5.4.2 L
ACKAGE OUTLINE
IMING OF
IMING OF
IMING OF
IMING OF
LOCK DIAGRAM OF CLOCK GENERATION CIRCUIT
LOCK DIAGRAM OF
HE FASTEST
HORTEST
LOCK DIAGRAM OF MEMORY CONTROLLER
NBOARD
ONGEST
ASTEST
ASTEST
ASTEST
ASTEST
LOCK DIAGRAM OF
LOCK DIAGRAM OF
LOCK DIAGRAM OF TIMER CHANNEL
IMER REGISTER WRITE COMMAND WHEN THE OSCILLATOR
IMER REGISTER WRITE COMMAND WHEN THE OSCILLATOR
BLOCK DIAGRAM
LONG FRAMING TRANSFER
SHORT FRAMING TRANSFER
TIMING DIAGRAM
CONNECTION
NTERNAL
IN
WIO
WIO
SDRAM ....................................................................................... 185
VMI
WIO I/O
WIO I/O
WIO
WIO
SDRAM
PIN_DATA
C
PIN_DATA
ONFIGURATION
32-
BUS
WRITE CYCLE
READ CYCLE
............................................................................................ 186
PIO....................................................................................... 21
PIO....................................................................................... 21
MEMORY WRITE CYCLE
MEMORY WRITE CYCLE
BIT
B
GPIO. .............................................................................. 20
...................................................................................... 184
LOCK
READ CYCLE
WRITE CYCLE
CONNECTION
SDRAM
..................................................................................... 25
..................................................................................... 26
CPU
UART......................................................................... 37
SSI.............................................................................. 39
CPU
WILL NOT GENERATE INTERRUPT AND WILL NOT
................................................................................ 28
SHOULD BE KEPT TO GENERATE INTERRUPT AND
D
FREQUENCY
IAGRAM
......................................................................... 185
FREQUENCY
............................................................................ 9
........................................................................ 184
MEMORY READ
..................................................................... 41
................................................................... 41
(0
.................................................................. 24
(0
WAIT
................................................................ 7
WAIT
1........................................................ 42
......................................................... 42
(0
(0
........................................................ 43
)..................................................... 33
) ................................................... 34
WAIT
WAIT
................................................... 22
/
WRITE CYCLE
. ........................................... 16
) ........................................... 34
) ........................................... 34
. ......................... 26
- 6 -