L64118 LSI Logic Corporation, L64118 Datasheet - Page 24

• Manufacturer Part Number: L64118
• Description: Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
• Manufacturer: LSI Logic Corporation

MPEG Program Clock Reference (PCR) Recovery
Phase-Locked Loop (PLL)
24
CERRn
CVALID
These signals recover the Program Clock Reference (PCR). They
interface to the external VCxO, which provides the 27 MHz clock to the
decoder.
SCLK
SDET
These signals supply power and ground to the internal PLL, which
generates the internal 54 MHz CPU clock from the external 27 MHz
SCLK input. The 54 MHz internal clock is then divided by two to generate
the internal 27 MHz clock used by other internal modules. Isolate the
PLLVDD and the PLLVSS signals from digital noise and digital logic on
the PCB using layout and bypass filtering techniques.
PLLVDD
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
Channel Data Error
This active LOW input signal indicates that an
uncorrected error occurred in the preceding channel
interface. When CVALID is asserted, CERRn is latched
on the rising edge of CCLK.
Channel Data Valid
This active HIGH input signal indicates that CDATA[7:0]
and CERRn are carrying valid data. When CVALID is
asserted, a rising edge of CCLK latches the CDATA[7:0]
signals into the L64118.
27 MHz System Clock
This input provides the clock signal to the L64118. It must
be driven by the external 27 MHz VCxO (the voltage
control input is controlled by SDET and the external
RC filter).
System Clock Sigma-Delta Control Voltage
This converter output signal from a 16-bit Sigma-Delta
modulator inside the L64118 drives a simple low-pass
filter to produce an analog control voltage to an external
VCxO.
PLL Analog VDD
This provides a separate filtered 3.3 V to the PLL circuit
through PLLVDD so that switching noise from the digital
portion of the chip can not affect PLL stability.
Output
Input
Input
Input
Input