UPD98405 NEC, UPD98405 Datasheet - Page 10

no-image

UPD98405

Manufacturer Part Number
UPD98405
Description
155M ATM INTEGRATED SAR CONTROLLER
Manufacturer
NEC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD98405GL
Manufacturer:
POWER-ONE
Quantity:
1 135
Part Number:
UPD98405S1-6C
Manufacturer:
IDT
Quantity:
358
Part Number:
UPD98405S1-6C-A
Manufacturer:
RENESAS
Quantity:
735
Part Number:
UPD98405S1-6C-A
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD98405S1-6C-A
Manufacturer:
NEC
Quantity:
20 000
10
EMPTY_B/
RCLAV
(shared with
RCIC)
RCLK
Tx7-Tx0
TSOC
TENBL_B
FULL_B/
TCLAV
(shared with
RCIT)
TCLK
Pin Name
255-258,
260-263
Pin No.
248
244
250
251
249
253
I/O
O
O
O
O
O
I
I
I/O Level
Data Sheet S12689EJ2V0DS00
TTL
TTL
TTL
TTL
TTL
TTL
TTL
PHY layer buffer empty/receive cell available.
This signal informs the PD98405 that the PHY receive FIFO
has no cell data to be transferred and that the PHY device
cannot supply receive data. This signal functions as EMPTY_B
when the UTOPIA interface is in the octet level handshake
mode, to indicate that the data on Rx7 through Rx0 is invalid in
the current clock cycle. In the cell level handshake mode, it
functions as RCLAV, informing the PD98405 that no more
cells are to be supplied after transfer of the current cell is
completed.
Pull down this pin when it is not used.
Receive clock.
This clock is used for synchronization when the PD98405
transfers cell data to and from the PHY layer device at the
reception side. The SAR system clock input to the SCLK pin is
output from this pin as is, immediately after the PD98405 has
been reset.
Transmit data bus.
These pins form an 8-bit output bus that outputs data to be
transmitted to the network, to the PHY layer device in byte
format. The PD98405 outputs the data in synchronization with
the rising edge of TCLK.
Transmit cell start position.
This signal is output in synchronization with the first byte of
transmit cell data.
Transmit enable.
This signal informs the PHY layer device that data has been
output to Tx7 through Tx0 in the current clock cycle.
PHY layer buffer full/transmit cell available.
The FULL_B signal informs the PD98405 that the input buffer
of the PHY device is full and that the device can receive no
more data. When the UTOPIA interface is in the octet level
handshake mode, the PHY device inputs an inactive level as
this signal if the device can receive cell data. In the cell level
handshake mode, this signal functions as TCLAV, informing the
after transfer of the current cell is completed.
Pull up this pin when it is not used.
Transmit clock.
This clock is used for synchronization when the PD98405
transfers cell data to and from the PHY layer device at the
transmission side. The SAR system clock input to the SCLK pin
is output as this clock as is.
PD98405 that the PHY device can receive the next single cell
Function
PD98405
(2/2)

Related parts for UPD98405