UPD98405 NEC, UPD98405 Datasheet - Page 20

no-image

UPD98405

Manufacturer Part Number
UPD98405
Description
155M ATM INTEGRATED SAR CONTROLLER
Manufacturer
NEC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD98405GL
Manufacturer:
POWER-ONE
Quantity:
1 135
Part Number:
UPD98405S1-6C
Manufacturer:
IDT
Quantity:
358
Part Number:
UPD98405S1-6C-A
Manufacturer:
RENESAS
Quantity:
735
Part Number:
UPD98405S1-6C-A
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD98405S1-6C-A
Manufacturer:
NEC
Quantity:
20 000
1.4 PMD Interface Signals (internal PHY mode, PHM of GMR register = 0)
20
RDIT
RDIC
RCIT (shared
with FULL_B)
RCIC (shared
with
EMPTY_B)
REFCLK
(shared with
PHINT_B)
TDOT
TDOC
TFKT (shared
with Rx0)
TFKC
(shared with
Rx1)
PHYALM
(shared with
PHR/W_B)
SD
(shared with
PHCE_B)
Pin Name
The PMD interface is used to connect a module such as an optical transceiver/receiver.
Pin No.
278
277
249
248
268
273
274
242
241
266
267
I/O
O
O
O
I
I
I
I
I
I
I
I
complement
complement
complement
complement
I/O Level
True (+)
True (+)
True (+)
True (+)
Data Sheet S12689EJ2V0DS00
P-ECL
P-ECL
P-ECL
P-ECL
P-ECL
P-ECL
P-ECL
P-ECL
TTL
TTL
TTL
(–)
(–)
(–)
(–)
Receive serial data input.
Pull up this pin when it is not used.
Receive serial data input.
Pull down this pin when it is not used.
Receive serial clock input.
This pin is used when an external clock recovery/synthesizer is
connected (PLL of GMR register = 1).
Pull up this pin when it is not used.
Receive serial clock input.
This pin is used when an external clock recovery/synthesizer is
connected (PLL of GMR register = 1).
Pull down this pin when it is not used.
Reference clock.
This pin inputs a system clock (19.44 MHz) to the internal clock
recovery/synthesizer.
Pull up this pin when it is not used.
Transmit serial data output.
Transmit serial data output.
Transmit serial clock input.
This pin is used when an external clock recovery/synthesizer is
connected (PLL of GMR register = 1).
Pull up this pin when it is not used.
Transmit serial clock input.
This pin is used when an external clock recovery/synthesizer is
connected (PLL of GMR register = 1).
Pull down this pin when it is not used.
PHY layer alarm detection signal.
This signal is asserted active (high) when any of the internally
monitored error statuses (CMDARM, LOS, OOF, LOF, LOP,
OCD, LCD, Line AIS, Path AIS, Line RDI, and Path RDI) is
detected. The error status to be reported can be selected by
using the internal AMR1 and AMR2 registers. One or more
error statuses can be selected.
Signal detect.
This pin inputs the signal detect signal (when LOS is detected,
etc.) of the PMD device. When a low level is input to this pin,
the PD98405 assumes LOS detection.
Pull up this pin when it is not used.
Function
PD98405

Related parts for UPD98405