dac1628d1g25 NXP Semiconductors, dac1628d1g25 Datasheet - Page 9

no-image

dac1628d1g25

Manufacturer Part Number
dac1628d1g25
Description
Dual 16-bit Dac Jesd204b Interface Up To 1.25 Gsps; X2, X4 And X8 Interpolating
Manufacturer
NXP Semiconductors
Datasheet
NXP Semiconductors
Table 5.
V
maximum sample rate used; external PLL; no auxiliary DAC; no inverse (sinus x) / x; no output correction; output
level = 1 V (p-p); unless otherwise specified.
DAC1628D1G25
Objective data sheet
Symbol
Power dissipation
P
Clock inputs (pins CLKINP, CLKINN)
V
V
R
C
Digital inputs/outputs (SYSREF_W_P/SYSREF_W_N, SYSREF_E_P/SYSREF_E_N)
V
V
R
C
DDA1V8
tot
i
idth
i
idth
i
i
i
i
= 1.8 V; V
Characteristics
Parameter
total power
dissipation
input voltage
input differential
threshold
voltage
input resistance
input
capacitance
input voltage
input differential
threshold
voltage
input resistance
input
capacitance
DDD1V8
= 1.8 V; V
…continued
DDA3V3
Conditions
f
interpolation; NCO on;
MDS off
four JESD204B lanes
full power-down
DAC A and DAC B
Sleep mode;
8 interpolation;
NCO on
|V
|V
|V
|V
s
= 1228.8 Msps; 2
gpd
gpd
gpd
gpd
f
4 interpolation;
NCO off; MDS on
f
4 interpolation;
NCO off; MDS on
f
4 interpolation;
NCO off; MDS on
f
4 interpolation;
NCO on; MDS on
f
2 interpolation;
NCO on; no MDS;
s
s
s
s
s
= 1228.8 Msps;
= 983.04 Msps;
= 983.04 Msps;
= 737.28 Msps;
= 620 Msps;
| < 50 mV
| < 50 mV
| < 50 mV
| < 50 mV
All information provided in this document is subject to legal disclaimers.
= 3.3 V; Typical values measured at T
Rev. 1.1 — 10 October 2011
Dual 16-bit DAC: JESD204B interface; up to 1.25 Gsps
Test
C
C
C
C
C
C
C
C
C
C
D
D
C
C
D
D
[1]
[2]
[2]
[2]
[2]
Min
-
-
-
-
-
-
-
-
825
100
-
-
825
100
-
-
amb
= +25
DAC1628D1G25
Typ
2272
<tbd>
<tbd>
<tbd>
<tbd>
<tbd>
1.2
<tbd>
-
-
<tbd>
<tbd>
-
-
100
<tbd>
C; R
L
= 50
Max
-
-
-
-
-
-
-
-
1575
+100
-
-
1575
+100
-
-
© NXP B.V. 2011. All rights reserved.
; I
O(fs)
= 20 mA;
Unit
mW
mW
mW
mW
mW
mW
mW
W
mV
mV
M
pF
mV
mV
pF
9 of 133

Related parts for dac1628d1g25