ppc8572elpxavnd Freescale Semiconductor, Inc, ppc8572elpxavnd Datasheet - Page 76

no-image

ppc8572elpxavnd

Manufacturer Part Number
ppc8572elpxavnd
Description
Mpc8572e Powerquicc Iii Integrated Communications Processors
Manufacturer
Freescale Semiconductor, Inc
Datasheet
High-Speed Serial Interfaces (HSSI)
15.2.3
76
SD n _REF_CLK
SD n _REF_CLK
With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are
HCSL (High-Speed Current Steering Logic) compatible DC-coupled.
Many other low voltage differential type outputs like LVDS (Low Voltage Differential Signaling)
can be used but may need to be AC-coupled due to the limited common mode input range allowed
(100 to 400 mV) for DC-coupled connection.
LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at
clock driver output first, then followed with series attenuation resistor to reduce the amplitude,
additionally to AC-coupling.
Figure 46. Differential Reference Clock Input DC Requirements (External AC-Coupled)
Interfacing With Other Differential Signaling Levels
SD n _REF_CLK
SD n _REF_CLK
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
Figure 47. Single-Ended Reference Clock Input DC Requirements
200 mV < Input Amplitude or Differential Peak < 800 mV
400 mV
<
SD n _REF_CLK Input Amplitude
<
800 mV
Vmin
Vmax
0 V
Freescale Semiconductor
>
<
Vcm – 400 mV
Vcm + 400 mV
Vcm

Related parts for ppc8572elpxavnd