p89v660 NXP Semiconductors, p89v660 Datasheet - Page 55

no-image

p89v660

Manufacturer Part Number
p89v660
Description
P89v660/p89v662/p89v664 8-bit 80c51 5 V Low Power 16 Kb/32 Kb/64 Kb Flash Microcontroller With 512 B/1 Kb/2 Kb Ram, Dual I2c-bus, Spi
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
p89v660FA
Manufacturer:
PHI
Quantity:
5 530
Part Number:
p89v660FA
Manufacturer:
PHI
Quantity:
5 530
Part Number:
p89v660FA
Manufacturer:
NXP
Quantity:
12 388
Part Number:
p89v660FA
Manufacturer:
INT
Quantity:
5 600
Part Number:
p89v660FA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
p89v660FA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
p89v660FAЈ¬512
Manufacturer:
PHI
Quantity:
5 530
Part Number:
p89v660FBC,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
P89V660_662_664_2
Product data sheet
Table 41.
Table 42.
Table 43.
Bit addressable; Reset source(s): any reset; Reset value: 0000 0000B
Table 44.
Bit
2
1
0
SPR1
0
0
1
1
Bit
7
6
5 to 0
Bit
Symbol
Fig 24. SPI transfer format with CPHA = 0
SCK (CPOL = 0)
SCK (CPOL = 1)
(for reference)
(from master)
SS (to slave)
SCK cycle #
(from slave)
SPCR - SPI control register (address D5H) bit description
SPCR - SPI control register (address D5H) clock rate selection
SPSR - SPI status register (address AAH) bit allocation
SPSR - SPI status register (address AAH) bit description
Symbol
CPHA
SPR1
SPR0
Symbol
SPIF
WCOL
-
SPIF
MOSI
MISO
7
SPR0
0
1
0
1
Rev. 02 — 29 January 2008
WCOL
6
Description
Clock Phase control bit. 1 = shift triggered on the trailing edge of the
clock; 0 = shift triggered on the leading edge of the clock.
SPI Clock Rate Select bit 1. Along with SPR0 controls the SCK rate of
the device when a master. SPR1 and SPR0 have no effect on the
slave. See
SPI Clock Rate Select bit 0. Along with SPR1 controls the SCK rate of
the device when a master. SPR1 and SPR0 have no effect on the
slave. See
Description
SPI interrupt flag. Upon completion of data transfer, this bit is set to ‘1’.
If SPIE = 1 and ES3 = 1, an interrupt is then generated. This bit is
cleared by software.
Write Collision Flag. Set if the SPI data register is written to during
data transfer. This bit is cleared by software.
Reserved for future use. Should be set to ‘0’ by user programs.
MSB
MSB
1
2
6
6
5
-
80C51 with 512 B/1 kB/2 kB RAM, dual I
Table
Table
SCK = f
6-clock mode
2
8
32
64
3
5
5
42.
42.
4
-
osc
4
4
4
divided by
5
3
3
P89V660/662/664
3
-
6
2
2
7
12-clock mode
4
16
64
128
1
1
2
-
…continued
LSB
LSB
8
© NXP B.V. 2008. All rights reserved.
1
-
002aaa529
2
C-bus, SPI
55 of 89
0
-

Related parts for p89v660