hsp50214 Intersil Corporation, hsp50214 Datasheet - Page 27

no-image

hsp50214

Manufacturer Part Number
hsp50214
Description
Programmable Downconverter
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hsp50214BVCZ
Manufacturer:
AD
Quantity:
1 001
Part Number:
hsp50214BVI
Quantity:
1 400
Part Number:
hsp50214BVIZ
Manufacturer:
HONGFA
Quantity:
30 000
Part Number:
hsp50214BVIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Parallel Direct Output Port Mode
The Parallel Direct Output Port Mode outputs two 16-bit
words, AOUT and BOUT, of “real time” data. Figure 30
details the parallel output circuitry. Selection of the data
source for the AOUT and BOUT parallel outputs is done via
Control Word 20, bits 22-23, and 20-21, respectively. The
AOUT port can output I, Magnitude, or Frequency data. The
BOUT port can output Q, Phase or Magnitude data. The
upper bytes of AOUT and BOUT are always in the parallel
direct mode. The 16-bit parallel direct mode is selected by
setting Control Word 20, bit 25, to zero. The DATARDY out-
put is asserted during the first clock cycle of new data on the
AOUT bus.
NOTES:
NOTE: I and Q are sample aligned in time. |r| and
1. Computation preempted by new data.
2. Computation completes.
3. If decimation is selected, the DATARDY signal will occur at 1/Deci times the I/Q output sample rate.
4. T is equal to the number of PROCCLK cycles needed to compute the discriminator FIR plus the delay from I/Q to R/ plus 6. The delay
will change depending on whether the
sample is delayed in time from I or Q by 1 sample time + 63 tap FIR impulse response. If the FIR is set to decimate and fre-
quencies selected for AOUT, the DATARDY signal will be at the documented rate.
PROCCLK
DATARDY
DATARDY
DATARDY
DATARDY
(NOTE 1)
(NOTE 2)
(NOTE 3)
FREQ
Q
Q
Q
R
I
FIGURE 30B. TIMING FOR PARALLEL OUTPUT
computation is preempted or not.
17 PROCCLK PERIODS
are sample aligned in time, but one sample delayed from I or Q. The frequency
FREQ CHOSEN FOR AOUT
R CHOSEN FOR AOUT
I CHOSEN FOR AOUT
HSP50214
T (NOTE 4)
27
Controlled via microprocessor interface.
RAM (15:0)
FIGURE 30A. PARALLEL OUTPUT BLOCK DIAGRAM
AOUT DIRECT PAR
OUTPUT MODE
DATA SOURCE
BOUT DIRECT PAR
OUTPUT MODE
DATA SOURCE
FREQ
MAG
PHAS
MAG
DATA SOURCE FOR LSB
Q
I
16
16
16
16
16
16
RAM(15:8)
RAM (7:0)
A(15:8)
A(7:0)
B(15:8)
B(7:0)
DATARDY
AOUT(15:8)
AOUT(7:0)
BOUT(15:8)
BOUT(7:0)

Related parts for hsp50214