hsp50214 Intersil Corporation, hsp50214 Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hsp50214
Manufacturer Part Number
hsp50214
Description
Programmable Downconverter
Manufacturer
Intersil Corporation
Datasheet
1.HSP50214.pdf
(54 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
hsp50214BVCZ
Manufacturer:
AD
Quantity:
1 001
Company:
Part Number:
hsp50214BVIZ
Manufacturer:
HONGFA
Quantity:
30 000
Part Number:
hsp50214BVIZ
Manufacturer:
INTERSIL
Quantity:
20 000
CODE C2-0
Don’t Care Status
READ
0
1
2
3
4
5
6
7
TABLE 22. DEFINITION OF ADDRESS MAP
Buffer
RAM I and
Q
Buffer
RAM
Output
(|r| and
Buffered
Frequency
Not Used
Input Level
Detector
AGC Data
and Timing
Error
Not Used
Not Used
STATUS
TYPE
000- I LSB
001- I MSB
010- Q LSB
011- Q MSB
See Output Section.
000- MAG LSB (7-0)
001- MAG MSB (15-8)
010- PHASE LSB (7-0)
011- PHASE MSB (15-8)
See Output Section.
000- FREQ LSB
001- FREQ MSB
See Output Section.
Input AGC
000- input AGC LSB (0-7)
001- input AGC NLSB (8-15)
010- input AGC MSB (16-23)
AGC (must write to location 10 to sample)
000- AGC LSB (lower 8 bits of linear
control word 3 used by multiplier)
mmmmmmmm LSB
001- AGC MSB (4 shift control bits and
first three bits of linear) control word
oeeeemmm MSB. This yields 11 bits of
the linear control mantissa.
010- Timing error LSB, Not stabilized.
011- Timing error MSB, Not stabilized.
111- Status (6:0) consisting of
(6:4)-FIFO depth when output is in FIFO
Buffer RAM Output Mode
(3)-EMPTY signalling the FIFO is empty
and the read pointer cannot be ad-
vanced (Active High)
(2)-FULL signalling the FIFO is full and
new samples will not be written (Active
High)
(1)-READYB Output buffer has reached
the programmed threshold in FIFO
mode or the programmed number of
samples have been taken in snapshot
mode. (Active Low)
(0)-INTEGRATION has been completed
in the input level detector and is ready to
be read. (Active High)
READ ADDRESS A(2:0)
HSP50214
37
Applications
Composite Filter Response Example
For this example consider a total receive band roughly
25MHz wide containing 124 200kHz wide FDM channels as
shown in Figure 44. The design goal for the PDC is to tune to
and filter out a single 200kHz FDM channel from the FDM
band, passing only baseband samples onto the baseband
processor at a multiple of the 270.8 KBPS bit rate.
RF/IF Considerations
The input frequency to the PDC is dependent on the A/D
converter selected, the RF/IF frequency, the bandwidth of
interest and the sample rate of the converter. If the A/D con-
verter has sufficient bandwidth, then undersampling tech-
niques can be used to downconvert IF/RF frequencies as
part of the digitizing process, using the PDC to process a
lower frequency alias of the input signal.
For example, a 70MHz IF can be sampled at 40MHz and the
resulting 10MHz signal alias can be processed by the PDC
to perform the desired downconversion/tuning and filtering. If
the IF signal is less than 1/2 the sample frequency then stan-
dard oversampling techniques can be used to process the
signal. Of the two techniques, only undersampling allows
part of the down conversion function to be brought into the
digital domain just through sampling, assuming that a sam-
pling frequency can be found that keeps the alias signals low
and that the A/D converter has the bandwidth to accept the
unconverted analog signal.
FIGURE 44. RECEIVE SIGNAL FREQUENCY SPECTRUM
124 CHANNELS
CHANNEL
200kHz
FREQUENCY
FREQUENCY