hsp50214 Intersil Corporation, hsp50214 Datasheet - Page 43

no-image

hsp50214

Manufacturer Part Number
hsp50214
Description
Programmable Downconverter
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hsp50214BVCZ
Manufacturer:
AD
Quantity:
1 001
Part Number:
hsp50214BVI
Quantity:
1 400
Part Number:
hsp50214BVIZ
Manufacturer:
HONGFA
Quantity:
30 000
Part Number:
hsp50214BVIZ
Manufacturer:
INTERSIL
Quantity:
20 000
POSITION
POSITION
POSITION
POSITION
31-28
27-16
15-12
11-0
31-6
N/A
BIT
BIT
BIT
BIT
7-4
3-0
4-3
5
2
CONTROL WORD 10: AGC SAMPLE GAIN CONTROL STROBE (SYNCHRONIZED TO PROCCLK)
Loop Gain 0 Mantissa
Loop Gain 0
Exponent
Reserved
Upper Limit
Reserved
Lower Limit
Sample AGC Gain
Level
Reserved
Enable External
Timing NCO Sync
Number of Offset
Frequency Bits
Enable Offset
Frequency
CONTROL WORD 11: TIMING NCO CONFIGURATION (SYNCHRONIZED TO PROCCLK)
FUNCTION
FUNCTION
FUNCTION
FUNCTION
CONTROL WORD 8: AGC CONFIGURATION 1 (SYNCHRONIZED TO PROCCLK)
CONTROL WORD 9: AGC CONFIGURATION 2 (SYNCHRONIZED TO PROCCLK)
Selected when AGCGNSEL = 0. These bits are MMMM. See description for bits 15-12. Same
equations are used for Loop 0. Bit 7 is the MSB.
Selected when AGCGNSEL = 0. These bits are EEEE. See description for bits 15-12. Same
equations are used for Loop 0. Bit 3 is the MSB.
Reserved
Maximum gain/minimum signal. The upper four bits are used for exponent; the remaining bits
form the mantissa in the fractional offset binary: [eeeemmmmmmmm]. See the AGC Section for
details. Bit 27 is the MSB. The gain is in dB. G = (6.02)(eeee) + 20log
eeee = Floor [log
mmmmmmmm = Floor [512(10
Reserved.
Minimum gain/maximum signal. The upper four bits are used for exponent; the remaining bits
form the mantissa in the fractional offset binary: [eeeemmmmmmmm]. See the AGC Section for
details. Bit 11 is the MSB. The gain is in dB. G = (6.02)(eeee) + 20log
eeee = Floor [log
mmmmmmmm = Floor [512(10
Writing to this location samples the output of the AGC loop filter to stabilize the value for P
reading.
Reserved.
0- SYNCIN2 has no effect on the timing NCO.
1- When SYNCIN2 is asserted, the timing NCO center frequency and phase are updated with
the value loaded in their holding registers. If bit 0 of this word is set to 1, the phase accumulator
feedback is also zeroed.
00 - 8 bits.
01 - 16.
10 - 24.
11 - 32.
0- Zero Offset Frequency to Adder.
1- Enable Offset Frequency.
2
2
HSP50214
(10
(10
GAIN dB/20
GAIN dB/20
43
GAIN dB/20
GAIN dB/20
)].
)].
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
/2
/2
eeee
eeee
- 1)].
- 1)].
10
10
(1.0 + 0.mmmmmmmm).
(1.0 + 0.mmmmmmmm)

Related parts for hsp50214