s71ws256jc0 Meet Spansion Inc., s71ws256jc0 Datasheet - Page 105

• Manufacturer Part Number: s71ws256jc0
• Description: Stacked Multi-chip Product Mcp 128/64 Megabit 8m/4m X 16-bit Cmos 1.8 Volt-only, Simultaneous Read/write, Burst Mode Flash Memory With Cellularram
• Manufacturer: Meet Spansion Inc.

Notes:
1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
2. “In progress” and “complete” refer to status of program operation.
3. A22–A12 are don’t care during command sequence unlock cycles.
4. Addresses are latched on the first of either the rising edge of AVD# or the active edge of CLK.
5. Either CE# or AVD# is required to go from low to high in between programming command sequences.
6. The Synchronous programming operation is dependent of the Set Device Read Mode bit in the Configuration Register. The
June 24, 2005 S29WS-J_M0_A4
Configuration Register must be set to the Synchronous Read Mode.
Addresses
AVD#
CLK
WE#
Data
OE#
CE#
V
CC
t
AS
555h
Figure 22.14 Synchronous Program Operation Timings: CLK Latched Addresses
t
VCS
t
CAS
t
CSW
t
AVCH
Program Command Sequence (last two cycles)
t
WP
t
AVDP
D a t a
A0h
t
AH
t
WC
t
WPH
PA
S h e e t
S29WS128J/064J
t
t
DH
DS
PD
t
CH
VA
t
WHWH1
Progress
Read Status Data
In
VA
Complete
103