lc890561w Sanyo Semiconductor Corporation, lc890561w Datasheet - Page 19

no-image

lc890561w

Manufacturer Part Number
lc890561w
Description
Cmos Digital Audio Interface Receiver With Built-in Data Buffer Memory
Manufacturer
Sanyo Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lc890561w-E
Manufacturer:
SANYO/三洋
Quantity:
20 000
12.6 Lock Error and Data Error Signal (ERROR)
• ERROR outputs an error flag, when PLL lock error arises or when a data error arises.
• The output form of an error signal is chosen by the ERF[1:0] commands.
12.6.1 PLL Lock Error
• PLL is unlocked to the data that has lost the pattern of input bi-phase modulation or which preamble B, M and W
• ERROR outputs high upon occurrence of PLL lock error and outputs low after holding high for 3msec to 300msec
• After PLL is locked, the holding period for high output of ERROR is decided by counting preamble B. Also, this
12.6.2 Input Data Parity Error
• Parity bit errors (odd number) of input data and input parity errors are detected.
• If nine or more input parity errors occur in succession, ERROR outputs high, and then low after detecting the PLL
• If eight or fewer input parity errors occur in succession, the output format of error flag can be selected with ERF[1:0]
12.6.3 Others Error
• Even when ERROR goes low, channel status bits 24 to 27 (sampling frequency) are continuously sampled and the
cannot be detected.
after data demodulation returns to normal. See Figure 12.8.
period is changeable with EWT [1:0] commands.
previous block of data and the current data are compared. If they are different, ERROR goes high immediately and the
same processing as for the PLL lock error is performed. However, even if input data changes after ERROR goes low
and the channel status information does not change, or if the input data changes within the PLL capture range,
ERROR does not go high.
lock status and holding high for 3 to 300msecs.
commands.
ERROR occurrence status
Input data
LRCK
DATAO
ERROR
Figure 12.6 Parity Error Flag Output Timing Chart (ERF[1:0] = 01, non delay setting)
R-189
L-191
OK
R-191
L-190
NG
* ERROR data is replaced with previous value data.
R-190
OK
L-0
LC890561W
L-191
R-0
OK
R-190
NG
L-1
R-1
OK
L-0
R-0
L-2
OK
R-2
L-0
OK
R-1
L-3
OK
R-3
OK
L-2
No8226-19/47

Related parts for lc890561w