SAA7109 PHILIPS [NXP Semiconductors], SAA7109 Datasheet - Page 135

no-image

SAA7109

Manufacturer Part Number
SAA7109
Description
PC-CODEC
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7109AE
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SAA7109AE
Quantity:
257
Part Number:
SAA7109AE/V1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1/G,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1/G,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109E/V1
Manufacturer:
PHI
Quantity:
1 000
Part Number:
SAA7109H
Manufacturer:
AMI
Quantity:
51
Philips Semiconductors
Table 115 Subaddresses 81H to 83H
Table 116 Subaddresses 90H and 94H
Table 117 Subaddresses 91H and 94H
Table 118 Subaddresses 92H and 94H
Table 119 Subaddresses 93H and 94H
Table 120 Subaddresses 95H and 96H
Table 121 Subaddress 96H
2004 Mar 16
PCL
XOFS
XPIX
YOFSO
YOFSE
YPIX
EFS
PCBN
SLAVE
DATA BYTE
DATA BYTE
DATA BYTE
DATA BYTE
DATA BYTE
DATA BYTE
DATA BYTE
PC-CODEC
defines the frequency of the synthesized pixel clock PIXCLKO;
640
horizontal offset; defines the number of PIXCLKs from horizontal sync (HSVGC) output to composite
blanking (CBO) output
pixel in X direction; defines half the number of active pixels per input line (identical to the length of
CBO pulses)
vertical offset in odd field; defines (in the odd field) the number of lines from VSVGC to first line with
active CBO; if no LUT data is requested, the first active CBO will be output at YOFSO + 2; usually,
YOFSO = YOFSE with the exception of extreme vertical downscaling and interlacing
vertical offset in even field; defines (in the even field) the number of lines from VSVGC to first line with
active CBO; if no LUT data is requested, the first active CBO will be output at YOFSE + 2; usually,
YOFSE = YOFSO with the exception of extreme vertical downscaling and interlacing
defines the number of requested input lines from the feeding device;
number of requested lines = YPIX + YOFSE
f
PIXCLK
LOGIC
LEVEL
480 to PAL B/G: PCL = 1B5A73H (as by strapping pins)
0
1
0
1
0
1
=
PCL
---------- -
2
24
frame sync signal at pin FSVGC ignored in slave mode
frame sync signal at pin FSVGC accepted in slave mode
normal polarity of CBO signal (HIGH during active video)
inverted polarity of CBO signal (LOW during active video)
the SAA7108E; SAA7109E is timing master to the graphics controller
the SAA7108E; SAA7109E is timing slave to the graphics controller
f
XTAL
8
; f
XTAL
= 27 MHz nominal, e.g. 640
135
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
YOFSO
DESCRIPTION
SAA7108E; SAA7109E
480 to NTSC M: PCL = 20F63BH;
Product specification

Related parts for SAA7109