SAA7109 PHILIPS [NXP Semiconductors], SAA7109 Datasheet - Page 80

• Manufacturer Part Number: SAA7109
• Description: PC-CODEC
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
The phase and scale controlling DTO calculates in 16-bit
resolution, controlled by parameters YSCY[15:0] B1H[7:0]
B0H[7:0] and YSCC[15:0] B3H[7:0] B2H[7:0], continuously
over the entire filed. A start offset can be applied to the
phase processing by means of the parameters
YPY3[7:0] to YPY0[7:0] in BFH[7:0] to BCH[7:0] and
YPC3[7:0] to YPC0[7:0] in BBH[7:0] to B8H[7:0]. The start
phase covers the range of
By programming appropriate, opposite, vertical start
phase values (subaddresses B8H to BFH and
E8H to EFH) depending on odd/even field ID of the source
video stream and A/B page cycle, frame ID conversion and
field rate conversion are supported (i.e. de-interlacing,
re-interlacing).
Figs 36 and 37 and Tables 42 and 43 describe the use of
the offsets.
Remark: The vertical start phase, as well as the
scaling ratio are defined independently for luminance
and chrominance channels, but must be set to the
same values in the actual implementation for accurate
4 : 2 : 2 output processing.
The vertical processing communicates on its input side
with the line FIFO buffer. The scale related equations are:
2004 Mar 16
LPI mode: In the linear phase interpolation mode
(YMODE = 0) two neighbouring lines of the source video
stream are added together, but weighted by factors
corresponding to the vertical position (phase) of the
target output line relative to the source lines. This linear
interpolation has a 6-bit phase resolution, which equals
64 intra line phases. It interpolates between two
consecutive input lines only. The LPI mode should be
applied for scaling ratios around 1 (down to
be applied for vertical zooming.
ACM mode: The vertical Accumulation (ACM) mode
(YMODE = 1) represents a vertical averaging window
over multiple lines, sliding over the field. This mode also
generates phase correct output lines. The averaging
window length corresponds to the scaling ratio, resulting
in an adaptive vertical low-pass effect, to greatly reduce
aliasing artefacts. ACM can be applied for downscales
only from ratio 1 down to
dependent DC gain amplification, which has to be
precorrected by the BCS control of the scaler part.
Scaling increment calculation for ACM and LPI mode,
downscale and zoom: YSCY[15:0] and YSCC[15:0]
PC-CODEC
=
lower integer of
1024
255
1
64
------------------------ -
Nline_out
32
Nline_in
. ACM results in a scale
to
1
32
lines offset.
1
2
), it must
80
9.3.3.3
As shown in Section 9.3.1.3, the scaler processing may
run randomly over the interlaced input sequence.
Additionally the interpretation and timing between ITU 656
field ID and real-time detection by means of the state of
H sync at the falling edge of V sync may result in different
field ID interpretation.
A vertically scaled interlaced output also gets a larger
vertical sampling phase error, if the interlaced input fields
are processed, without regard to the actual scale at the
starting point of operation (see Fig.36).
The four events to be considered are illustrated in Fig.37.
In Tables 42 and 43 PHO is a usable common phase
offset.
It should be noted that the equations in Fig.37 also
produce an interpolated output for the unscaled case, as
the geometrical reference position for all conversions is
the position of the first line of the lower field (see Table 42).
If there is no need for UP-LO and LO-UP conversion and
the input field ID is the reference for the back-end
operation, then it is UP-LO = UP-UP and LO-UP = LO-LO
and the
skipped; this case is given in Table 43.
The SAA7108E; SAA7109E supports 4 phase offset
registers per task and component (luminance and
chrominance). The value of 20H represents a phase shift
of one line.
The registers are assigned to the following events;
e.g. subaddresses B8H to BBH:
BCS value to compensate DC gain in ACM mode
(contrast and saturation have to be set): CONT[7:0]
A5H[7:0] respectively SATN[7:0] A6H[7:0]
B8H: 00 = input field ID 0, task status bit 0 (toggle
status, see Section 9.3.1.3)
B9H: 01 = input field ID 0, task status bit 1
BAH: 10 = input field ID 1, task status bit 0
BBH: 11 = input field ID 1, task status bit 1.
=
=
lower integer of
lower integer of
1
2
Use of the vertical phase offsets
line phase shift (PHO + 16) that can be
SAA7108E; SAA7109E
Nline_out
------------------------ -
------------------------------ -
YSCY[15:0]
Nline_in
1024
64
64
Product specification
, or