MC68HC705C4ACB MOTOROLA [Motorola, Inc], MC68HC705C4ACB Datasheet - Page 137

• Manufacturer Part Number: MC68HC705C4ACB
• Description: Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

11.4.1 Pin Functions in Master Mode
MC68HC705C4A • MC68HSC705C4A — Rev. 3.0
MOTOROLA
In a slave SPI, data enters the shift register under the control of the serial
clock from the master SPI. After a byte enters the shift register of a slave
SPI, it transfers to the SPDR. To prevent an overrun condition, slave
software must then read the byte in the SPDR before another byte enters
the shift register and is ready to transfer to the SPDR.
Figure 11-3
Setting the MSTR bit in the SPI control register (SPCR) configures the
SPI for operation in master mode. The master-mode functions of the SPI
pins are:
•
•
•
•
PD4/SCK (serial clock) — In master mode, the PD4/SCK pin is the
synchronizing clock output.
PD3/MOSI (master output, slave input) — In master mode, the
PD3/MOSI pin is the serial output.
PD2/MISO (master input, slave output) — In master mode, the
PD2/MISO pin is configured as the serial input.
PD5/SS (slave select) — In master mode, the PD5/SS pin protects
against driver contention caused by the simultaneous operation of
two SPIs in master mode. A logic 0 on the PD5/SS pin of a master
SPI disables the SPI, clears the MSTR bit, and sets the mode-fault
flag (MODF).
7 6 5 4 3 2 1 0
SPI SHIFT REGISTER
SPDR ($000C)
MASTER MCU
Serial Peripheral Interface (SPI)
shows how a master SPI exchanges data with a slave SPI.
Figure 11-3. Master/Slave Connections
PD3/MOSI
PD2/MISO
PD4/SCK
PD5/SS
Serial Peripheral Interface (SPI)
SLAVE MCU
7 6 5 4 3 2 1 0
SPI SHIFT REGISTER
SPDR ($000C)
Technical Data
Operation
137