NAND08GAH0A NUMONYX [Numonyx B.V], NAND08GAH0A Datasheet - Page 109

no-image

NAND08GAH0A

Manufacturer Part Number
NAND08GAH0A
Description
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NAND08GAH0AZA5E
Manufacturer:
ST
0
Part Number:
NAND08GAH0AZA5E
Manufacturer:
ST
Quantity:
20 000
NAND08GAH0A, NAND16GAH0D
Figure 47. CSD and CID register Read timing diagram
1. The timeout between the device response and the data block is N
10.9.3
Figure 48. Single Block Write timing diagram
Figure 49. Multiple Block Write timing diagram
CS
DataIn
DataOut
CS
DataIn
DataOut H H H H H
CS
DataIn
DataOut Z Z H H
Data Write timings
The host may deselect a device at any moment during single and Multiple Block Write
operations. The device will release the DataOut line one clock cycle after it is deselected
(CS High). To check whether the device is still busy, the host must reselect it by reasserting
CS Low. The device will then take control of the DataOut line one clock cycle after being
reselected.
In Multiple Block Write operations, the timings from the command being issued to the first
data block being transmitted by the device are the same as for single block Write operations
(see
the same as that of data blocks. After the Stop tran is received by the device, the data on the
DataOut line is undefined for one byte (N
device.
Refer to
H L
X H * H
Z Z H H H
H
H L L L
X H * * H
L
Data Block
N
N
Figure 48
CS
CS
Table 71
H
Write Command
Data Resp
H
H H H H
* * * * * * * * * * * *
Read Command
* * * *
and
* * * * * * * * * * * * * * * * *
for timing values.
* * * * * *
Figure 49
H
Busy
H
H
H H H H
H * H
* * * * * * * * * * * * * * * * * * * * *
N
H H H H
H * H
CR
N
WR
for details). The timing of STOP TRANSMISSION prefixes is
H H H H H
Card Resp
H * * H
Data Block
N
H
CR
H
H
H
L L
H
H
Card Response
H H H H
H * H
BR
N
Data Resp Busy
H H H H
L
WR
CX
), then a Busy message may be sent by the
L
as N
L L
Data Block
H
AC
* * * * * * * * * *
H
L
H
Serial peripheral interface (SPI) mode
L L
is not known yet.
H
L
H
H * * H
H
L
Data Resp
N
H
L
L L L L
H H H H
H * H
CX
N
H
L
WR
H
L
Data Block
H
L L L L
StopTran
H * H
Busy
H
L
N
EC
L
H
L L L L L
H
X * X
H
N
H H H H
L
L L L H H H H
X * X
H * H
H H
N
BR
N
H
Z
DS
EC
H L L L L
Z
Busy
H H
H H
Z
X X
Busy
Z Z
H H
X X
H
109/116
Z
ai08380
ai08379
ai08377

Related parts for NAND08GAH0A