NAND08GAH0A NUMONYX [Numonyx B.V], NAND08GAH0A Datasheet - Page 92
![no-image](/images/no-image-200.jpg)
NAND08GAH0A
Manufacturer Part Number
NAND08GAH0A
Description
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet
1.NAND08GAH0A.pdf
(116 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NAND08GAH0AZA5E
Manufacturer:
ST
Quantity:
20 000
- Current page: 92 of 116
- Download datasheet (3Mb)
Serial peripheral interface (SPI) mode
10.4.8
10.4.9
92/116
Clock control
The SPI bus clock signal can be used by the SPI host to put the device into energy saving
mode or to control the data flow (to avoid under-run or over-run conditions) on the bus. The
host is allowed to change the clock frequency or shut it down.
There are a few restrictions the SPI host must follow:
●
●
The various SPI bus transactions are listed below:
●
●
●
●
Error conditions
CRC and illegal command
All commands are (optionally) protected by CRC (cyclic redundancy check) bits. If the
addressed MultiMediaCard's CRC check fails, the COM_CRC_ERROR bit is set in the
device response. Similarly, if an illegal command has been received the
ILLEGAL_COMMAND bit is set in the device response.
There are different kinds of illegal commands:
●
●
●
The bus frequency can be changed at any time (under the restrictions of maximum
data transfer frequency, defined by the MultiMediaCards)
The clock must be running for the MultiMediaCard to output data or response tokens.
After the last SPI bus transaction, the host must provide 8 (eight) clock cycles for the
device to complete the operation before shutting down the clock. Throughout this 8-
clock period the state of the CS signal is irrelevant, it can be asserted or de-asserted.
A command / response sequence, 8 clocks after the device response end bit. The CS
signal can be asserted or de-asserted during these 8 clocks
A read data transaction, 8 clocks after the end bit of the last data block
A write data transaction, 8 clocks after the CRC status token
The host is allowed to shut down the clock of a “busy” device. The MultiMediaCard
completes the programming operation regardless of the host clock. However, the host
must provide a clock edge for the device to turn off its busy flag. Without a clock edge
the MultiMediaCard (unless previously disconnected by de-asserting the CS signal) will
force the DataOut line Low, permanently.
Commands that belong to classes not supported by the MultiMediaCard (like interrupt
and I/O commands)
Commands not allowed in SPI mode
Commands that are not defined (like CMD47).
NAND08GAH0A, NAND16GAH0D
Related parts for NAND08GAH0A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![74LVC10APW](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) TRIPLE 3-INPUT NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![CD4023BCM](/photos/27/13/271330/soic014_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) Trp 3-Inp NAND Gate
Manufacturer:
Fairchild Semiconductor
Datasheet:
![74HC00D](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-IN NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![74AHC00D](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![74LV132PW](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer:
NXP Semiconductors
Datasheet:
![74ABT00D](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-IN NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![DM74LS00SJ](/photos/27/13/271314/sop-14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) Qd 2-Input NAND Gate
Manufacturer:
Fairchild Semiconductor
Datasheet:
![HEC4093BT](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2IN NAND SCHMTT TRIGGER
Manufacturer:
NXP Semiconductors
![74HC132DB](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer:
NXP Semiconductors
Datasheet:
![74AHC132PW](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer:
NXP Semiconductors
Datasheet:
![N74F00D](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![74AHC30PW](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) 8-IN NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![74HCT30D-T](/photos/15/59/155966/soic14_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) 8-INPUT NAND GATE
Manufacturer:
NXP Semiconductors
Datasheet:
![I74F3037D](/photos/15/59/155965/soic16_tmb.jpg)
Part Number:
Description:
Gates (AND / NAND / OR / NOR) QUAD 2-IN NAND TRN LN DRV IND
Manufacturer:
NXP Semiconductors
Datasheet:
![NLU1G00AMX1TCG](/photos/7/8/70897/6-ullga_613ad_tmb.jpg)
Part Number:
Description:
IC GATE NAND SGL 2INPUT 6ULLGA
Manufacturer:
ON Semiconductor
Datasheet: