PIC24FJ128GB MICROCHIP [Microchip Technology], PIC24FJ128GB Datasheet - Page 20

• Manufacturer Part Number: PIC24FJ128GB
• Description: 64/80/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)
• Manufacturer: MICROCHIP [Microchip Technology]

PIC24FJ256GB110 FAMILY
TABLE 1-4:
DS39897B-page 18
D+
D-
DMH
DMLN
DPH
DPLN
ENVREG
INT0
MCLR
OSCI
OSCO
PGEC1
PGED1
PGEC2
PGED2
PGEC3
PGED3
PMA0
PMA1
PMA2
PMA3
PMA4
PMA5
PMA6
PMA7
PMA8
PMA9
PMA10
PMA11
PMA12
PMA13
PMCS1
PMCS2
PMBE
Legend:
Function
TTL = TTL input buffer
ANA = Analog level input/output
64-Pin
TQFP
37
36
46
42
50
43
57
46
39
40
15
16
17
18
11
12
30
29
16
22
32
31
28
27
24
23
45
44
51
7
8
6
5
4
PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)
Pin Number
80-Pin
TQFP
47
46
58
54
62
55
71
58
49
50
19
20
21
22
15
16
36
35
10
24
23
40
39
34
33
30
29
57
56
63
9
8
7
6
100-Pin
TQFP
57
56
72
68
77
69
86
72
13
63
64
24
25
26
27
20
21
44
43
14
12
11
10
29
28
50
49
42
41
35
34
71
70
78
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
Preliminary
I
I
I
I
ST/TTL
Buffer
Input
ANA
ANA
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST = Schmitt Trigger input buffer
I
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
2
C™ = I
USB Differential Plus line (internal transceiver).
USB Differential Minus line (internal transceiver).
D- External Pull-up Control Output.
D- External Pull-down Control Output.
D+ External Pull-up Control Output.
D+ External Pull-down Control Output.
Voltage Regulator Enable.
External Interrupt Input.
Master Clear (device Reset) Input. This line is brought low
to cause a Reset.
Main Oscillator Input Connection.
Main Oscillator Output Connection.
In-Circuit Debugger/Emulator/ICSP™ Programming Clock.
In-Circuit Debugger/Emulator/ICSP Programming Data.
In-Circuit Debugger/Emulator/ICSP Programming Clock.
In-Circuit Debugger/Emulator/ICSP Programming Data.
In-Circuit Debugger/Emulator/ICSP Programming Clock.
In-Circuit Debugger/Emulator/ICSP Programming Data.
Parallel Master Port Address Bit 0 Input (Buffered Slave
modes) and Output (Master modes).
Parallel Master Port Address Bit 1 Input (Buffered Slave
modes) and Output (Master modes).
Parallel Master Port Address (Demultiplexed Master
modes).
Parallel Master Port Chip Select 1 Strobe/Address Bit 15.
Parallel Master Port Chip Select 2 Strobe/Address Bit 14.
Parallel Master Port Byte Enable Strobe.
2
C/SMBus input buffer
Description
© 2008 Microchip Technology Inc.