OX16PCI952-TQAG OXFORD [Oxford Semiconductor], OX16PCI952-TQAG Datasheet - Page 11

no-image

OX16PCI952-TQAG

Manufacturer Part Number
OX16PCI952-TQAG
Description
Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
Manufacturer
OXFORD [Oxford Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
OX16PCI952-TQAG
Manufacturer:
OXFORD
Quantity:
3
Part Number:
OX16PCI952-TQAG
Manufacturer:
OXFORD
Quantity:
20 000
Serial port pins (Contd)
Parallel port
DS-0028 Jul 05
OXFORD SEMICONDUCTOR LTD.
68, 69, 70, 71,
72, 73, 74, 75
Pins
Pins
91
90
87
87
86
85
85
81
81
84
83
80
80
79
79
78
78
66
Dir
Dir
OD
OD
OD
OD
I/O
XO
1
1
XI
O
O
O
O
O
I
I
I
I
I
I
I
2
2
2
2
2
Name
XTLI
XTLO
Name
ACK#
INTR#
PE
BUSY
WAIT#
SLIN#
ADDRSTB#
SLCT
ERR#
INIT#
INIT#
AFD#
DATASTB#
STB#
WRITE#
PD[7:0]
LOCAL_TRANS_EN
External-Free Release
Description
Crystal oscillator input or external clock pin, for the UART
channels. Crystal oscillator frequency maximum 40MHz.
Maximum frequency 60MHz, via external clock source.
Crystal oscillator output
Description
Acknowledge Signal in SPP mode. ACK# is asserted (low)
by the peripheral to indicate that a successful data transfer
has taken place.
INTR# pin in EPP mode. Function identical to ACK#.
Paper Empty.
Activated by printer when it runs out of paper.
Busy Signal in SPP mode. BUSY is asserted (high) by the
peripheral when it is not ready to accept data
Wait signal in EPP mode.
Handshake signal for interlocked IEEE 1284 compliant EPP
cycles.
Select signal in SPP mode. Asserted by host to select the
peripheral.
Address strobe in EPP mode. Provides address read and
write strobe.
Peripheral selected.
Asserted by peripheral when selected.
Error.
Held low by the peripheral during an error condition.
Initialize signal in SPP mode. Commands the peripheral to
initialize.
Initialize signal in EPP mode. Function identical to SPP.
Auto Feed signal in SPP mode.
Data strobe signal in EPP mode. Provides data read and
write strobe.
Strobe signal in SPP mode. Used by the peripheral to latch
data currently available on the PD[7:0] lines.
Write signal in EPP mode. Indicates a write cycle when low
and a read cycle when high.
Parallel port bi-directional data bus
Parallel Port Data Output Enable.
This pin can be used by external transceivers. It is high when
PD[7:0] are in output mode, and low when they are in input
mode.
OX16PCI952
Page 11

Related parts for OX16PCI952-TQAG