OX16PCI952-TQAG OXFORD [Oxford Semiconductor], OX16PCI952-TQAG Datasheet - Page 16

no-image

OX16PCI952-TQAG

Manufacturer Part Number
OX16PCI952-TQAG
Description
Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
Manufacturer
OXFORD [Oxford Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
OX16PCI952-TQAG
Manufacturer:
OXFORD
Quantity:
3
Part Number:
OX16PCI952-TQAG
Manufacturer:
OXFORD
Quantity:
20 000
6.2
The OX16PCI952 is a dual-function (or single function)
device, where each logical function has its own PCI
configuration space.
All the required fields in the predefined PCI header region
have been implemented. The device dependant region of
the PCI configuration space contains the PCI Power
Management Extended Capability register set.
6.2.1
DS-0028 Jul 05
OXFORD SEMICONDUCTOR LTD.
31
Configuration space
PCI Configuration Space Register map
Power Management Capabilities (PMC)
Reserved
Reserved
BIST
Local Configuration Registers in Memory space, for function 0 and function 1
1
Local Configuration Registers in IO space, for function 0 and function 1
Subsystem ID
Function 1 – Parallel Port Extended Register Set in I/O space
Device ID
Table 4: PCI Configuration space (for UART and Parallel Port function)
Status
Function 1 – Parallel Port Base Register Set in I/O Space
Function 0 – UART0 and UART1 in Memory Space
Not Implemented, for function 0 and function 1
16
Class Code
Configuration Register Description
Reserved
Base Address Register 0 (BAR 0)
Base Address Register 1 (BAR 1)
Base Address Register 2 (BAR 2)
Base Address Register 3 (BAR 3)
Base Address Register 4 (BAR 4)
Function 0 – UART0 in I/O Space
Base Address Register 5 (BAR5)
Function 0 – UART1 I/O Space
Function 1 – Not Implemented.
Header Type
Reserved
Reserved
Device Dependent PCI Region
Predefined PCI Header Region
Reserved
Reserved
Reserved
External-Free Release
15
PMC Control/Status Register (PMCSR)
Interrupt Pin
Reserved
The format of the configuration space, for both function 0
and function 1, is as shown in Table 4, below.
In general, writes to any registers that are not implemented
are ignored, and all reads from unimplemented registers
return 0.
Next Ptr
Subsystem Vendor ID
Command
Vendor ID
0
Interrupt Line
Revision ID
Reserved
Cap_Ptr
Cap_ID
OX16PCI952
Offset
Address
0Ch
1Ch
2Ch
3Ch
00h
04h
08h
10h
14h
18h
20h
24h
28h
30h
34h
38h
40h
44h
Page 16

Related parts for OX16PCI952-TQAG