DM9161EP DAVICOM [Davicom Semiconductor, Inc.], DM9161EP Datasheet - Page 6

• Manufacturer Part Number: DM9161EP
• Description: 10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver
• Manufacturer: DAVICOM [Davicom Semiconductor, Inc.]

5. Pin Description
5.1 Normal MII Interface, 21 pins
6
I: Input, O: Output, LI: Latch input when power-up/reset, Z: Tri-State output, U: Pulled up
D: Pulled down
20,19,18,17
29,28,27,26
Pin No.
16
21
22
24
25
32
TXER/TXD [4]
/PHYAD[0:3]
Pin Name
MDINTR#
TXD [0:3]
ISOLATE
RXD[0:3]
TXCLK/
TXEN
MDIO
MDC
10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver
I/O
(D)
I/O Management Data I/O
(D)
O,
O,
O,
Z,
Z,
LI
LI
Z
I
I
I
I
Transmit Error/The Fifth TXD Data Bit
In 100Mbps mode, when the signal indicates active high and TXEN is
active, the HALT symbol substitutes the actual data nibble. In 10Mbps,
the input is ignored
In bypass mode (bypass BP4B5B), TXER becomes the TXD [4] pin, the
fifth TXD data bit of the 5B symbol
Transmit Data
4-bit nibble data inputs (synchronous to the TXCLK) when in 10/100Mbps
nibble mode.
In 10Mbps GPSI (7-Wired) mode, the TXD [0] pin is used as the serial
data input pin, and TXD [1:3] are ignored.
Transmit Enable
Active high indicates the presence of valid nibble data on the TXD [0:3] for
both 100Mbps and 10Mbps nibble modes.
In 10Mbps GPSI (7-Wired) mode, active high indicates the presence of
valid 10Mbps data on TXD [0].
Transmit Clock
The transmitting clock provides the timing reference for the transfer of the
TXEN, TXD, and TXER. TXCLK is provided by the PHY
25MHz in 100Mbps nibble mode, 2.5MHz in 10Mbps nibble mode, 10MHz
in 10Mbps GPSI (7-Wired) mode
ISOLATE Setting:
0: Reg 0.10 will be initialized to “0”.(Ref. to 8.1 Basic Control Register)
1: Reg 0.10 will be initialized to “1”.
Management Data Clock
Synchronous clock for the MDIO management data. This clock is
provided by management entity, and it is up to 2.5MHz
Bi-directional management data which may be provided by the station
management entity or the PHY
Receive Data Output
4-bit nibble data outputs (synchronous to RXCLK) when in 10/100Mbps
MII mode
In 10Mbps GPSI (7-Wired) mode, the RXD [0] pin is used as the serial
data output pin, and the RXD [1:3] are ignored
PHY address [0:3] (power up reset latch input)
PHY address sensing input pins
Status Interrupt Output:
Asserted low whenever there is a status change (link, speed, duplex)
The MDINTR# pin has a high impedance output, a 2.2KΩ pulled high
resistor is needed
Description
Version: DM9161-DS-F05
DM9161
September 10, 2008
Final