DM9161EP DAVICOM [Davicom Semiconductor, Inc.], DM9161EP Datasheet - Page 7

• Manufacturer Part Number: DM9161EP
• Description: 10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver
• Manufacturer: DAVICOM [Davicom Semiconductor, Inc.]

Final
Version: DM9161-DS-F05
September 10, 2008
34
35
36
37
38
31
40
/RPTR
RXER/RXD[4]
/PHYAD[4]
/TESTMODE
/SCRAMEN
/10BTSER
CRS
/RMII
RESET#
RXCLK
RXDV
RXEN
COL
10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver
(U)
(D)
(D)
(D)
(D)
O,
O,
O,
O,
O,
Z,
LI
Z,
LI
Z,
LI
Z,
LI
Z,
LI
I
I
Receive Clock
The received clock provides the timing reference for the transfer of the
RXDV, RXD, and RXER. RXCLK is provided by PHY. The PHY may
recover the RXCLK reference from the received data or it may derive the
RXCLK reference from a nominal clock
25MHz in 100Mbps MII mode, 2.5MHz in 10Mbps MII mode, 10MHz in
10Mbps GPSI (7-Wired) mode
SCRAMEN 10BTSER only support for forced 100M mode or 10M mode;
not support for auto-negotiation mode (power up reset latch input)
0 = Bypass scramble in 100M mode, GPSI (7-Wired) mode in 10M mode
1 = Enable scramble (default) in 100M mode, MII mode in 10M mode
Carrier Sense Detect/ PHYAD[4]
Asserted high to indicate the presence of carrier due to receive or transmit
activities in half-duplex mode of 10BASE-T or 100BASE-TX. In repeater
mode or full-duplex mode, this signal is asserted high to indicate the
presence of carrier due to receive activity only
This pin is also used as PHYAD [4] (power up reset latch input)
PHY address sensing input pin
Collision Detection
Asserted high to indicate the detection of the collision conditions in 10Mbps
and 100Mbps half-duplex mode. In full-duplex mode, this signal is always
logical 0.
Reduced MII enable:
This pin is also used to select Normal MII or Reduced MII. (power up reset
latch input)
0= Normal MII (default)
1= Reduced MII
This pin is always pulled low except used as reduced MII
Receive Data Valid
Asserted high to indicate that the valid data is presented on the RXD [0:3]
Test mode control pin (power up reset latch input)
0 = normal operation (default)
1 = enable test mode
Receive Data Error/The Fifth RXD Data Bit of the 5B Symbol
Asserted high to indicate that an invalid symbol has been detected
In decoder bypass mode (bypass BP4B5B), RXER becomes RXD [4], the
fifth RXD data bit of the 5B symbol
This pin is also used to select Repeater or Node mode. (power up reset
latch input)
0 = Node Mode (default)
1 = Repeater Mode
Receive Enable
Active high enables receive signals RXD [0:3], RXCLK, RXDV and RXCLK.
Active low on this input tri-states these output pins. In node application, this
pin should be pulled high. In repeater application, this pin may be
connected to a repeater controller
Reset
Active low input that initializes the DM9161.
DM9161
7