S912XEQ512J3CAGR Freescale Semiconductor, S912XEQ512J3CAGR Datasheet - Page 597

• Manufacturer Part Number: S912XEQ512J3CAGR
• Description: 16-bit Microcontrollers - MCU 16 BIT,512K FLASH
• Manufacturer: Freescale Semiconductor

Specifications of S912XEQ512J3CAGR

• Rohs: yes
• Core: HCS12X
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 kB
• Data Ram Size: 32 kB
• On-chip Adc: Yes
• Package / Case: LQFP
• Mounting Style: SMD/SMT
• Interface Type: CAN/SCI/SPI
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 119
• Number Of Timers: 25
• Program Memory Type: Flash
• Supply Voltage - Max: 1.98 V, 2.9 V, 5.5 V
• Supply Voltage - Min: 1.72 V, 2.7 V, 3.13 V

15.4.1.8
The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices may hold
the SCL low after completion of one byte transfer (9 bits). In such case, it halts the bus clock and forces
the master clock into wait states until the slave releases the SCL line.
15.4.1.9
The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After
the master has driven SCL low the slave can drive SCL low for the required period and then release it.If
the slave SCL low period is greater than the master SCL low period then the resulting SCL bus signal low
period is stretched.
15.4.1.10 Ten-bit Address
A ten-bit address is indicated if the first 5 bits of the first address byte are 0x11110. The following rules
apply to the first address byte.
The address type is identified by ADTYPE. When ADTYPE is 0, 7-bit address is applied. Reversely, the
address is 10-bit address.Generally, there are two cases of 10-bit address.See the Fig.1-14 and 1-15.
In the figure 1-15,the first two bytes are the similar to figure1-14.After the repeated START(Sr),the first
slave address is transmitted again, but the R/W is 1, meaning that the slave is acted as a transmitter.
15.4.1.11 General Call Address
To broadcast using a general call, a device must first generate the general call address($00), then after
receiving acknowledge, it must transmit data.
In communication, as a slave device, provided the GCEN is asserted, a device acknowledges the broadcast
and receives data until the GCEN is disabled or the master device releases the bus or generates a new
Freescale Semiconductor
S
11110+ADR10+ADR9
Slave Add1st 7bits
Figure 15-13. A master-transmitter addresses a slave-receiver with a 10-bit address
Figure 15-14. A master-receiver addresses a slave-transmitter with a 10-bit address
Handshaking
Clock Stretching
S
ADDRESS
11110+ADR10+ADR9
11111XX
11110XX
0000000
0000010
0000011
SLAVE
Slave Add1st 7bits
R/W
0
Table 15-11. Definition of Bits in the First Byte
A1
MC9S12XE-Family Reference Manual Rev. 1.25
Slave Add 2nd byte
ADR[8:1]
R/W
R/W BIT
0
0
x
x
x
x
A1
A2
Slave Add 2nd byte
Chapter 15 Inter-Integrated Circuit (IICV3) Block Description
ADR[8:1]
Sr
Reserved for different bus format
Reserved for future purposes
Reserved for future purposes
11110+ADR10+ADR9
10-bit slave addressing
Slave Add 1st 7bits
General call address
DESCRIPTION
A2
Data
R/W
1
A3
A3
Data
A4
597