MC68HC908GR8CD Freescale Semiconductor, MC68HC908GR8CD Datasheet - Page 155

no-image

MC68HC908GR8CD

Manufacturer Part Number
MC68HC908GR8CD
Description
8-bit Microcontrollers - MCU 8 Bit 8MHz
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68HC908GR8CD

Product Category
8-bit Microcontrollers - MCU
Rohs
yes
Core
HC08
Data Bus Width
8 bit
Maximum Clock Frequency
8 MHz
Program Memory Size
64 KB
Data Ram Size
384 B
Operating Supply Voltage
3 V to 5 V
Package / Case
SOIC-28
Mounting Style
SMD/SMT
Data Rom Size
64 KB
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
21
Program Memory Type
Flash
16.5.3 Port D Input Pullup Enable Register
The port D input pullup enable register (PTDPUE) contains a software configurable pullup device for each
of the seven port D pins. Each bit is individually configurable and requires that the data direction register,
DDRD, bit be configured as an input. Each pullup is automatically and dynamically disabled when a port
bit’s DDRD is configured for output mode.
PTDPUE6–PTDPUE0 — Port D Input Pullup Enable Bits
16.6 Port E
Port E is a 2-bit special-function port that shares two of its pins with the serial communications interface
(SCI) module.
16.6.1 Port E Data Register
The port E data register contains a data latch for each of the two port E pins.
PTE1 and PTE0 — Port E Data Bits
Freescale Semiconductor
These writeable bits are software programmable to enable pullup devices on an input port bit.
PTE1 and PTE0 are read/write, software programmable bits. Data direction of each port E pin is under
the control of the corresponding bit in data direction register E.
1 = Corresponding port D pin configured to have internal pullup
0 = Corresponding port D pin has internal pullup disconnected
Alternative Function:
Address:
Data direction register E (DDRE) does not affect the data direction of port
E pins that are being used by the SCI module. However, the DDRE bits
always determine whether reading port E returns the states of the latches
or the states of the pins. See
Reset:
Read:
Write:
Address:
Reset:
Read:
Write:
Figure 16-16. Port D Input Pullup Enable Register (PTDPUE)
$000F
Bit 7
0
0
$0008
Bit 7
0
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
= Unimplemented
PTDPUE6
Figure 16-17. Port E Data Register (PTE)
6
0
= Unimplemented
6
0
PTDPUE5
5
0
Table
5
0
PTDPUE4
NOTE
16-6.
4
0
Unaffected by reset
4
0
PTDPUE3
3
0
3
0
PTDPUE2
2
0
2
0
PTDPUE1
1
0
PTE1
RxD
1
PTDPUE0
Bit 0
0
PTE0
Bit 0
TxD
Port E
155

Related parts for MC68HC908GR8CD