MFRC53001T/0FE,112 NXP Semiconductors, MFRC53001T/0FE,112 Datasheet - Page 31

• Manufacturer Part Number: MFRC53001T/0FE,112
• Description: IC MIFARE HS READER 32-SOIC
• Manufacturer: NXP Semiconductors
• Series: MIFARE®r

Specifications of MFRC53001T/0FE,112

• Rf Type: Read Only
• Frequency: 13.56MHz
• Features: ISO14443-A, ISO14443-B, ISO15693
• Package / Case: 32-SOIC (0.300", 7.50mm Width)
• Product: RFID Readers
• Operating Temperature Range: - 25 C to + 85 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 568-2223-5; 935269692112; MFRC530; MFRC53T0FED

NXP Semiconductors
MFRC530_33
Product data sheet
PUBLIC
Fig 11. Receiver circuit block diagram
RX
ClkQDelay[4:0]
DEMODULATOR
9.10.1 Receiver circuit block diagram
9.10.2 Receiver operation
CONVERSION
9.10 Receiver circuit
I-clock
13.56 MHz
I TO Q
ClkQCalib
The MFRC530 uses an integrated quadrature demodulation circuit enabling it to extract
the ISO/IEC 14443 A compliant subcarrier from the 13.56 MHz ASK modulated signal
applied to pin RX.
The quadrature demodulator uses two different clocks (Q-clock and I-clock) with a
phase-shift of 90° between them. Both resulting subcarrier signals are amplified, filtered
and forwarded to the correlation circuitry. The correlation results are evaluated, digitized
and then passed to the digital circuitry. Various adjustments can be made to obtain
optimum performance for all processing units.
Figure 11
broken down in to several steps. Quadrature demodulation of the 13.56 MHz carrier signal
is performed. To achieve the optimum performance, automatic Q-clock calibration is
recommended (see
The demodulated signal is amplified by an adjustable amplifier. A correlation circuit
calculates the degree of similarity between the expected and the received signal. The
BitPhase register enables correlation interval position alignment with the received signal’s
bit grid. In the evaluation and digitizer circuitry, the valid bits are detected and the digital
results are sent to the FIFO buffer. Several tuning steps are possible for this circuit.
The signal can be observed on its way through the receiver as shown in
signal at a time can be routed to pin AUX using the TestAnaSelect register as described in
Section 15.2.2 on page
In general, the default settings programmed in the StartUp initialization file are suitable for
use with the MFRC530 to MIFARE card data communication. However, in some
environments specific user settings will achieve better performance.
Q-clock
VRxFollI
ClkQ180Deg
clock
VRxFollQ
shows the block diagram of the receiver circuit. The receiving process can be
Gain[1:0]
VRxAmpI
All information provided in this document is subject to legal disclaimers.
Section 9.10.2.1 on page
VRxAmpQ
Rev. 3.3 — 6 July 2010
101.
CORRELATION
BitPhase[7:0]
CIRCUITRY
057433
TestAnaOutSel
to
VCorrDI
VCorrNI
32).
VCorrDQ
VCorrNQ
MinLevel[3:0]
CollLevel[3:0]
VEvalR
EVALUATION
CIRCUITRY
ISO/IEC 14443 A Reader IC
DIGITIZER
AND
RxWait[7:0]
VEvalL
MFRC530
RcvClkSell
© NXP B.V. 2010. All rights reserved.
Figure
001aak615
s_valid
s_data
s_coll
s_clock
11. One
31 of 115